

**SWAMI VIVEKANANDA  
SCHOOL OF ENGG. & TECH.  
MADANPUR, BBSR**



**LECTURE NOTES  
ON  
DIGITAL ELECTRONICS**

**Year & semester: 2<sup>ND</sup> Year, 3<sup>RD</sup> Semester**

**BY- Er. SRIDHARA KUMAR RATH**

**LECTURER IN DEPARTMENT OF ELECTRONICS  
& TELECOMMUNICATION ENGINEERING**

## Number System

① for representing the information we use the Number System the digital System.

② Types of Number System.

in digital computer

used for representing

① Binary ( $0 - 1$ )<sub>2</sub>

② Decimal ( $0 - 9$ )<sub>10</sub>

③ Octal ( $0 - 7$ )<sub>8</sub>

④ Hexa decimal ( $0 - 15$ )<sub>16</sub>

a) Binary Number System

⇒ It form only two values (0,1)

That's why it is also known as the base 2 number system

ex ⇒  $(10)_2$   $(11)_2$   $(101)_2$

b) Decimal ⇒ This Number System

contains 10 digit from (0-9)

⇒ It is also called base 10 system

ex ⇒  $(90)_{10}$   $(99)_{10}$   $(73)_{10}$

c) Octal Number System this Number

System contains 8 digit from (0-7)

① It is also called base 8 system.

Exam  $\Rightarrow (75)_8 \quad (67)_8$

② Octal No

0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

③ Hexa decimal number System  $\Rightarrow$   
It is also known as base 16 Number  
System. It has 10 digits (0—9)  
and 6 letters from find numbers  
from (10—15)<sub>10</sub> (A) (B) (C)

$$(36231)_{16} \quad (2345F)_{16}$$

Ex  $(89C945D)_{16} \quad (F20053007003)_{16}$

<u>Hexa Decimal</u>	<u>Binary from</u>
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	

<u>Hexa Decimal</u>	<u>Binary from</u>
A	1010
B	1011
C	1100
D	1101
E	1110
F	1111

### Binary to Decimal

The process starts from multiplying the bits of binary number with its corresponding positional weights and lastly we add all these products.

Ex  $(10111)_2$

$$1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$\Rightarrow 16 + 0 + 4 + 2 + 1$$

$$= (23)_{10}$$

$(10111011)_2$

$$= 1 \times 2^8 + 0 \times 2^7 + 1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1$$

$$= 256 + 0 + 64 + 32 + 16 + 8 + 0 + 2 + 1$$

$$= 387$$

Decimal to octal

In the first step we perform the division operation on the integer and the successive quotient with the base of octal

$$(178)_{10} = (B2)_{16}$$

$$16 \underline{) 178 }_2$$

$$(285.625)_{10} = (111D.A)_{16}$$

$$16 \underline{) 285 }_{13}$$

$$16 \underline{) 172 }_1$$

Octal to Hexa Decimal

- \* we find the three digit binary digit for the given number
- \* Then my regards off 4 bit on both side of binary point.
- \* then we will write the Hexa decimal digit which coherence goes to his regards.

$$(536)_8 = (55E)_{16}$$

0001 0101 1110

Hexa decimal to (other no conversion) :-

Hexadecimal to decimal :-

$$(2A)_{16} = (?)_{10}$$

$$2 \times 16 + A \times 16$$

$$= 32 + 10 \times 16$$

$$= (42)_{10}$$

$$(BBD)_{16} = (?)_{10}$$

$$= B \times 16^3 + B \times 16^1 + D \times 16^0$$

$$= 2816$$

① we multiply the digits of the given number with its respective powers of 16 and lastly we add the products of all the digits which gives us

$$(3A2F)_{16}$$

$$\Rightarrow 3 \times 16^4 + A \times 16^3 + 2 \times 16^2 + 2 \times 16^1 F \times 16^0$$

$$\Rightarrow 48 + 10 + 2 \times \frac{1}{16} + 3 \times 16^4 + A \times 16^3 + 2 \times 16^2 + F \times 16^1$$

$$\Rightarrow 48 + 10 + 1 + 2 \times (-16) + 15 ( \times 256 )$$

$$\Rightarrow 48 + 10 + 2 \times \frac{1}{16} + 15 \times \frac{1}{256}$$

$$= 58 + 0.125 + 0.9375$$

$$= (58 + 0.18359375)_{10}$$

$$\Rightarrow (58.1836)_{10}$$

Hexa decimal to Binary:

$$\textcircled{i} (2F \cdot 9A)_{16} = (\quad)_{2^4 \cdot 2^3 \cdot 2^2 \cdot 2^1 \cdot 2^0}$$

$$\Rightarrow (001011110011010)_{2^8 \cdot 2^7 \cdot 2^6 \cdot 2^5 \cdot 2^4}$$

$$\textcircled{ii} (AF6 \cdot 30)_{16} = (\quad)_{2^8 \cdot 2^7 \cdot 2^6 \cdot 2^5 \cdot 2^4}$$

$$\Rightarrow (101011110110.00111101)_{2^8 \cdot 2^7 \cdot 2^6 \cdot 2^5 \cdot 2^4}$$

\* The process of converting Hexa decimal of Binary is the reverse process of Binary to Hexa decimal we write the 4Bit binary report of 8s Hexa decimal number digit.

$$\textcircled{1} \quad (7AF)_{16} = (?)_2$$

$$\Rightarrow (011110101111)_2$$

$$\textcircled{2} \quad (\text{FA9})_{16} = (?)_2$$

$$(1110110101001)_2$$

Hexa decimal to octal :-

The process of converting hexa decimal to octal each the reverse octal to hexadecimal we write the 4 bits octal code of hexa decimal.

$$\text{ex} \quad (52AF1)_{15} = (?)_8$$

$$\underline{001} \underline{010} \underline{010} \underline{101} \underline{011} \underline{1000}$$

$$(1225361)_8$$

- Arithmetic Operation :-
- Addition
  - Subtraction
  - multiplication
  - division

Binary Addition Rule :-

<u>A</u>	<u>B</u>	<u>Sum</u>	<u>Carry</u>	<u>result</u>
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	0	1	10

Binary addition rule :-

$$0+0=0$$

$$0+1=1$$

$$1+0=1$$

$$1+1=10$$

$$1+1+1=11$$

\* addition is carried out just like decimal by adding of the columns. Starting at the right and working column.

## Binary Subtraction rule:-

$$0 - 0 = 0$$

$$0 - 1 = 1$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

<u>A</u>	<u>B</u>	<u>difference</u>	<u>Borrow</u>
0	0	0	0
0	1	1	1
0	0	1	0
1	0	0	0
1	1	0	

Subtract column by column always start l.s.b (least significant bit) from column of.

- (ii) If necessary Borrow from the next higher.
- (iii) when one is subtracted created from the next most significant

## Binary multiplication:-

it is similar to decimal multiplication rules for binary multiplication:-

$$0 \times 0 = 0$$

$$0 \times 1 = 0$$

$$1 \times 0 = 0$$

$$1 \times 1 = 1$$



## Binary to Hexa decimal

(0101 1010 1011 · 0011)  
A      B      3

- \* In the first step we have to make the pairs of a bits on both side of the binary point.
- \* If there will be one two or three bits left in a pair of 4 bits pair.
- \* We add the required number of 0 of any sides.
- \* In the second step we write the Hexa decimal corresponding each pair.

(010 · 0011)  
A · 3

(00111001 · 0010)  
3 9 · 2

(0010100110101111)  
2 9 A F

1's complement & (2's complement)

111001

$\downarrow \downarrow \downarrow \downarrow \downarrow$

000110

$\rightarrow$  1's complement

+1

0000111

$\rightarrow$  2's complement

$$x = 111001$$

1's complement of a binary no. is obtained by  
complementing all bits in that no. & then adding  
the 0 b<sub>21</sub> and 1 b<sub>20</sub>

2's complement

$$y = \frac{10010}{01101}$$

(0100 - 1001100)

S + P.C.

+1

$$\frac{}{10011}$$

(1110111001100)

S + P.C.

If we add 1,2 one's complement of  
binary then the resulting number is not  
2's complement.

# Binary Subtraction using 1's complement

(1010) (1111)

$$\begin{array}{r}
 (+) \quad \begin{array}{c} 1111 \\ 0101 \end{array} \\
 \hline
 10100 \\
 + 1 \\
 \hline
 0101
 \end{array}$$

end around carry

- \* convert the number to be subtracted one's complement form
- \* add both the numbers
- \* remove the carry and add it to the result

Subtracted

(1010)<sub>2</sub>

(1111)<sub>2</sub>

$$\begin{array}{r}
 1010 \\
 1111 \\
 \hline
 0101
 \end{array}$$

$$\begin{array}{r}
 1111 \\
 0101 \\
 \hline
 10100 \\
 + 1 \\
 \hline
 0101
 \end{array}$$

- \* 1's complement subtraction is a matter of adding to subtract  
this matter of 2 binary by adding

# Binary Subtraction Using 2's Complement

Subtraction scalar number

from larger number

$$(1010)_2 \text{ from } (1111)_2$$

$$\begin{array}{r}
 1111 \\
 - 0110 \\
 \hline
 1010
 \end{array}$$

omit → 0101 → Result

Step 1 - Determining the 2's complement of 50

- \* add this number add the larger number
- \* omit the carry

Subtraction of scalar number for scalar number

$$(1010)_2 - (1000)_2 = \underline{\underline{0010}}$$

$$\begin{array}{r}
 0101 \\
 + 1 \\
 \hline
 0110
 \end{array}$$

$$\begin{array}{r}
 1000 \\
 - 0110 \\
 \hline
 1110
 \end{array}$$

~~+~~

$$\begin{array}{r}
 \underline{\underline{0001}}
 \end{array}$$

## 2 Subtract of form

- \* determine the 2's complement of larger number
- \* add is number from smaller number
- \* there is no carry in this case the negative in 2's complement form is negative.
- \* to get answer in from take 2's complement and sign.

## Code

### Binary code and its Application

- \* the group of simple is called hex code
  - \* the digital is represented and transmitted in hex group has bits this group of hex binary code.
  - \* binary codes can be classified ~~weight~~
- weighted ~~codes~~
- Non-weighted

## Weighted code

- \* this code are those binary code which consist of pattern of preseupay . is  
Pattern of number representation

Several system of the code are used to express the decimal digit 0 to 9 in this code ~~is~~ is decimal digit a group of 4 bits

non-weighted code

In this side Binary codes the pages can  
not access

ex

xx 3 code  $\rightarrow$  21 must follow 3  
gray code  $\rightarrow$  1010 of gray code fig - 14  
bcd code

## Boolean Algebra

22.11.2021

→ Switching Circuits and also logic circuits  
Digital Circuits and digital Circuits

Switching Algebra and also Boolean Algebra  
Boolean Algebra is a system of mathematical  
logic & Algebra consists of three set  
of element (0,1), two binary operators called  
OR and AND unary operator called Not.

It is the basis of tool in the  
analysis AND synthesis of switching Circuits.

It is a language i.e. Algebraically  
any complex logic can be expressed by a boolean  
function.

The Boolean Algebra is given by ~~10~~ ten  
well developed rules and legal.

Axioms and Laws Boolean Algebra

Axioms : Of postulates of boolean Algebra  
set of logical expression that we can't prove without prove and (apart from which we can)  
beyond a set of usefull theorems. actually  
Axioms are nothing more than a definition  
definitions of the 3 basic logic operations  
AND, OR, NOT, NAND, NOR  
can be interpreted as the outcome of two  
operations referred by a logic gate.

### AND Operation

$$(\text{Axiom 1}) 0 \cdot 0 = 0$$

$$(\text{Axiom 2}) 0 \cdot 1 = 0$$

$$(\text{Axiom 3}) 1 \cdot 0 = 0$$

$$(\text{Axiom 4}) 1 \cdot 1 = 1$$

### OR Operation

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 1$$

NOT operation

Bar

$$T = 0$$

$$\bar{0} = 1$$

### 1. Complementation Laws

The complement signifies 2 values that is 0 & 1 unchanged  
stands for the laws of complementation.

$$\text{Law 1: } \bar{0} = 1$$

$$\text{Law 2: } \bar{1} = 0$$

$$\text{Law 3: If } A = 0, \text{ then } \bar{A} = 1$$

$$\text{Law 4: If } A = 1, \text{ then } \bar{A} = 0$$

$$\text{Law 5: } \bar{\bar{A}} = A \text{ (double complementation law)}$$

### OR Laws

B.

The four OR logic

$$\text{Law 1: } A + 0 = A \text{ (Null Law)}$$

$$\text{Law 2: } A + 1 = 1 \text{ (Identity Law)}$$

$$\text{Law 3: } A + A = A$$

$$\text{Law 4: } A + \bar{A} = 1$$

### AND Laws

The 4 AND are as follows

$$\text{Law 1: } A \cdot 0 = 0 \text{ (Null Law)}$$

$$\text{Law 2: } A \cdot 1 = A \text{ (Identity Law)}$$

$$\text{Law 3: } A \cdot A = A$$

$$\text{Law 4: } A \cdot \bar{A} = 0$$

## Commutative Law

$$\text{Law 1 } A + B = B + A$$

$$\text{Law 2 } A \cdot B = B \cdot A$$

## Associative Law

$$(A + B) + C = A + (B + C) = C + (A + B)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$A(B + C) = A \cdot B + A \cdot C$$

$$A + BC = (A + B)(A + C)$$

$$\text{R.H.S} = (A + B)(A + C) = A(A + C) + B \cdot (A + C)$$

$$= A \cdot A + A \cdot C + B \cdot A + B \cdot C$$

$$= A + AC + AB + BC$$

$$= A \cdot (1 + C + B) + BC$$

$$= A \cdot 1 + BC$$

$$= A + BC$$

25.11.2021

The desiderated law follows or can make play out  
of expression

$$\text{Law 1} = a \times (b+c) = AB + AC$$

A	B	C	$B+C$	$A \cdot (B+C)$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

$$\text{Law 2} = A + B \cdot C = A + B \cdot A + C$$

### DeMorgan's theorem

$$\text{Law 1} = \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\text{Law 2} = \overline{A \cdot B} = \overline{A} + \overline{B}$$

A	B	$A+B$	$\overline{A} \cdot \overline{B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

A	B	$\overline{A \cdot B}$	$\overline{\bar{A} + \bar{B}}$
0	0	1	1
0	1	1	1
1	0	0	1
1	1	0	0

### Duality:

The complements of the duals can satisfy ones of statement  
all so thus all so proved.

This is called of principle of Duality

$$[f(A, B, C, \dots, 0, 1, +, -)] = f(\bar{A}, \bar{B}, \bar{C}, \dots, 1, 0, +)$$

relation between complement of dual.

$$\begin{aligned} * \textcircled{1} \quad f_c(A, B, C, \dots) &= \overline{f(\bar{A}, \bar{B}, \bar{C}, \dots)} \\ &= f_d(\bar{A}, \bar{B}, \bar{C}, \dots) \end{aligned}$$

$$\begin{aligned} * \textcircled{2} \quad f_d(A, B, C, \dots) &= f(\bar{A}, \bar{B}, \bar{C}) \\ &= f_c(\bar{A}, \bar{B}, \bar{C}, \dots) \end{aligned}$$

\*① the first release states that if a complement of a function  $f(A, B, C)$  can be acted by complementing on the variable of the dual function  $\bar{f}(A, B, C, \dots)$

\*② The second release states that the dual can be acted all the literals  $P_0$  by  $\bar{f}(A B C \dots)$

Duality

$$\textcircled{1} \quad \bar{0} = 1 \quad \bar{1} = 0$$

$$\times \quad \textcircled{2} \quad \cancel{1+0=1} \quad \cancel{0+1=x}$$

$$\textcircled{3} \quad 0 \cdot 1 = 0 \quad 1 + 0 = 1$$

$$\textcircled{4} \quad \cancel{0 \times 0 = 0} \quad 1 + 1 = 1$$

$$\textcircled{5} \quad 1 \times 1 = 0 \quad 0 + 0 = 1$$

$$\textcircled{6} \quad A \cdot 0 = 0 \quad \cancel{\bar{A} + 1 = 1}$$

$$\textcircled{7} \quad A \cdot 1 = A \quad \cancel{\bar{A} + 0 = \bar{A}}$$

$$\textcircled{8} \quad A \cdot A = A \quad \cancel{\bar{A} + \bar{A} = \bar{A}}$$

$$\textcircled{9} \quad A \cdot \bar{A} = 0 \quad \cancel{\bar{A} + A = 1}$$

$$\textcircled{10} \quad A \cdot B = B \cdot A \quad \cancel{\bar{A} + \bar{B} = \bar{B} + \bar{A}}$$

$$\textcircled{11} \quad A \cdot (B \cdot C) = (A \cdot B) \cdot C \quad \cancel{\bar{A} + (\bar{B} + \bar{C}) = (\bar{A} + \bar{B}) + \bar{C}}$$

$$\textcircled{12} \quad A \cdot (B + C) = A \quad \cancel{\bar{A} + (\bar{B} \cdot \bar{C}) = (\bar{A} \bar{B}) \cdot \bar{C}}$$

$$\textcircled{13} \quad A \cdot (A \cdot B) = A \cdot B \quad \cancel{\bar{A} + (\bar{A} + \bar{B}) = \bar{A} + \bar{B}}$$

$$\textcircled{14} \quad \cancel{\bar{A} \bar{B}} = \bar{A} + \bar{B} \quad \cancel{A \bar{B} = }$$

$$\textcircled{15} \quad (A + B) \cdot (\bar{A} + C) \cdot (B + C) = (A + B) \cdot (\bar{A} + C)$$

$$\textcircled{1} \quad 0 \cdot 1 = 1 \Rightarrow \overline{1} = 0$$

$$\textcircled{2} \quad 0 \cdot 1 = 0 \Rightarrow 1 + 0 = 1$$

$$\textcircled{3} \quad 0 \times 0 = 0 \Rightarrow 1 + 1 = 1$$

$$\textcircled{4} \quad 1 \times 1 = 0 \Rightarrow 0 + 0 = 1$$

$$\textcircled{5} \quad A \times 0 = 0 \Rightarrow \overline{A} + 1 = 1$$

$$\textcircled{6} \quad A \times 1 = A \Rightarrow \overline{A} + 0 = \overline{A}$$

$$\textcircled{7} \quad A \times A = A \Rightarrow \overline{A} + \overline{A} = \overline{A}$$

$$\textcircled{8} \quad A \cdot \overline{A} = 0 \Rightarrow \overline{A} + A = 1$$

$$\textcircled{9} \quad B \cdot B = B \cdot A \Rightarrow \overline{A} + \overline{B} = \overline{A} + \overline{B}$$

$$\textcircled{10} \quad A \cdot (B \cdot C) = (A \cdot B) \cdot C \Rightarrow \overline{A} + (\overline{B} + \overline{C}) = (\overline{A} + \overline{B}) + \overline{C}$$

$$\textcircled{11} \quad A \cdot (B + C) = (A \cdot B) + C \Rightarrow \overline{A} + (\overline{B} \cdot \overline{C}) = (\overline{A} \cdot \overline{B}) \cdot \overline{C}$$

$$\textcircled{12} \quad A \cdot (A + B) = A \Rightarrow \overline{A} + (\overline{A} \cdot \overline{B}) = \overline{A}$$

$$\textcircled{13} \quad A \cdot (A \cdot B) = A \cdot B \Rightarrow A + (\overline{A} + \overline{B}) = \overline{A} + \overline{B}$$

$$\textcircled{14} \quad \overline{AB} = \overline{A} + \overline{B} \Rightarrow \overline{\overline{AB}} = A \cdot B$$

$$\begin{aligned} \textcircled{15} \quad (A + B) + (\overline{A} + C) (A + C) &= (A + B) \cdot (\overline{A} + C) \\ &\Rightarrow (\overline{A} \cdot \overline{B}) \cdot (A \cdot \overline{C}) (\overline{B} \cdot \overline{C}) = (\overline{A} \cdot \overline{B}) + (A \cdot \overline{C}) \end{aligned}$$


$$\textcircled{16} \quad A + \overline{B} \cdot C = A \cdot \overline{B} \cdot (A + C) \Rightarrow \overline{A} \cdot B \cdot \overline{C} = \overline{A} + B + (\overline{A} \cdot \overline{C})$$

$$\textcircled{17} \quad (A + C) \cdot (\overline{A} + B) = A \Rightarrow (\overline{A} \cdot \overline{C}) + (A \cdot \overline{B}) = \overline{A}$$

$$\begin{aligned} \textcircled{18} \quad A + C \cdot C + D &= AC + AD + BC + BD \\ &\Rightarrow \overline{A} \cdot \overline{C} + \overline{C} \cdot \overline{D} = (\overline{A} \cdot \overline{C}) + (\overline{A} \cdot \overline{D}) \cdot (\overline{B} \cdot \overline{C}) \cdot (\overline{B} \cdot \overline{D}) \end{aligned}$$

$$\textcircled{19} \quad A + B = AD + \overline{A}B + \overline{AB} \Rightarrow \overline{A} \cdot \overline{B} = (\overline{AD}) \cdot A \cdot \overline{B} \cdot \overline{AB}$$

$$\textcircled{20} \quad \overline{AB} + \overline{A} + AB = 0 \Rightarrow \overline{\overline{AB}} \cdot A \cdot \overline{AB} = 1$$



## Logic gate:-

(i) Logic gates are basic building blocks of any digital system. It is an electronic device which have one or more than input and only 1 output.

(ii) The relationship between the input and the output is based on Boolean logic. Based on this logic gates are named as:

→ Not gate

→ OR gate


→ And gate

→ NOR gate

→ EX-OR gate

→ EX-NOR gate

## Logic Gate



## Truth Table

# Not Gate (Inverter)

I/P	O/P
A	$y = \bar{A}$
0	1
1	0

$$A = \bar{A}$$

$$0 = \bar{0} = P$$

$$L = T = O$$

## And Gate

### And Gate

A gate which takes more than two inputs and has 1 output.

$$\begin{array}{ccc} A & \text{---} & y \\ B & \text{---} & AB \end{array}$$

2<sup>n</sup>

$$\Rightarrow n = \text{no. of input}$$

I/P		O/P
A	B	$y = AB$
0	0	0
0	1	0
1	0	0
1	1	1

high

↑ = on


0 = OFF

low

## OR Gate


A logic gate with an one operation it has ( $n \geq 2$ ) and work out

or logic dig




Truth Table

I/P		O/P
A	B	$y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1




NAND Gate:-

S (Not-AND)



NAND Gate:-





A (Not-And) operation non has nand it has ( $n \geq 2$ ) and 1



I/P		O/P
A	B	$y = \bar{A} \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0

NOR Gate (Not - OR)



Truth table

I/P		O/P
A	B	$y = \bar{A} \bar{B}$
0	0	1
0	1	0
1	0	0
1	1	0


$$\bar{A} \bar{B} = \bar{A} + \bar{B}$$

and it's first law can be seen (p & q)  $\rightarrow$  (p  $\wedge$  q)

1 has ( $\neg p \vee q$ )

I/P		O/P
A	B	$y = \overline{AB}$
0	0	1
0	1	0
1	0	0
1	1	0
0	0	0
0	1	0
1	0	0
1	1	0

And Get




$$2^3 = 8$$

I/P			O/P
A	B	C	$y = ABC$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

# OR Gate

## OR Gate



$$Y = \overline{A} \cdot \overline{B} \cdot \overline{C} + A + B + C$$

Truth table

	A	B	C	Y
	0	0	0	0
	0	0	1	1
	0	1	0	1
	0	1	1	1
	1	0	0	1
	1	0	1	1
	1	1	0	1
	1	1	1	1



I/P	O/P		
A	B	C	$Y = A + B + C$
0	0	1	1
0	0	0	0
0	1	1	1
0	1	0	1
1	0	1	1
1	0	0	0
1	1	0	1
1	1	1	1

I/P				O/P
A	B	C	D	$y = A + B + C + D$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



NAND Gate:-

(Not AND)



Truth table

I/P		O/P
A	B	$y = \overline{AB}$
0	0	1
0	1	0
1	0	0
1	1	0

I/P

O/P


A	B	C	$y = \overline{ABC}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



T/P

O/P

A	B	C	D	$y = \overline{ABCD} + \overline{ABC} + \overline{AB} + \overline{A}$
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



~~NOR Gate~~

n - OR Gate

n - OR Gate

Ex - OR Gate

X - OR Gate


$n^2/p$  ( $n \geq 2$ )

$$Y = AX_0 R B X_0 R \dots n$$

$$= A \oplus B \oplus c \dots$$

$$AB + \overline{AB}$$

Logic Dig



~~Top~~ TT for XOR Gate

I/P		O/P
A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

## Ex - NOR Gate :-

$$\begin{array}{ccc} A & \overline{B} & D \\ \overline{A} & B & \end{array} \rightarrow Y = \overline{AB} = A \oplus B$$

18.11.21

## De-morgan's theorem :-

$$\Rightarrow \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\Rightarrow \overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\Rightarrow A$$

$$\Rightarrow B$$

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

Complement of one or more variables  
is the complement of the individual complement of

$$\overline{A+B+C} = \overline{A} \cdot \overline{B} \cdot \overline{C}$$

A	B	$\overline{A}$	$\overline{B}$	$A+B$	$\overline{A+B}$	$\overline{A \cdot B}$
0	1	1	0	0	1	1
0	0	1	1	0	1	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

$$\textcircled{1} \quad \overline{AB} = \overline{A} + \overline{B}$$

A	B	$\bar{A}$	$\bar{B}$	AB	$\bar{AB}$	$A+B$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Universal Gate 8

Logic Gate are Electronic Device which perform logical function on one or more input to produce one output.

There are Seven logic gate, here  
Input Combinations of a logic gate are given along with their input and output  
Combinations its called truth table.

There are two universal logic gate  
one is Nand


\* why these 2 logic gate are called universal logic gate?

why these 2 logic gates are

because of this logic gate can implement ~~any~~ any logic gate.

NAND GATE

NAND GATE is achieve a combination of 2 logic gate that is AND gate followed by NOT gate.



NAND Gate has NOT Gate



A NOT preceded complement

If we can have the input of a NAND gate together then it will

$$Y = \overline{AB}$$

$$= \overline{A} \overline{B}$$

(NOT)





## NAND as AND Gate

A NAND GATE produces Complement of AND gate  
 So Pt the output of the NAND Gate overline that of an AND Gate

$$Y = (A \cdot B)'$$

$$= \overline{A} \cdot \overline{B}$$

$$= A \cdot B$$




## NAND Gate as OR Gate


From De-Morgan's theorem

So give the Inverted Input to a nand gate  
 Or the output

## OR GATE



the output of A to B input, en-or Gate




$$(\overline{AB} + \overline{AB})$$

$$(A(\overline{AB}))'$$

$$(\overline{AB} + \overline{AB})$$

Non-NAND

ex - Non gate



However, the connection between the

NOT gate and the OR gate is incorrect. The connection should be between the output of the first NOT gate and the output of the OR gate.

For example, if the connection between the NOT gate and the OR gate is correct, the output will be 1 for all inputs except when A = B = 1.

Sop ~~&~~ (Some of preadat ~~for~~) form)

- 1 ① The is all so called disjunctive (canonical form) (Def) or (extant sum of preadat) ~~or~~ (canonical sum of preadat)
- ② In this form, the function is the sum of a number of preadat meet is preadat form contains all variables of the ~~function~~ functions ~~or~~ either in complemented or (or) complemented
- ③ this can all so be derived ~~from~~ from the truth table find on Some of all the 6 forms corresponds to though cumbersome for which ( $f$ ) assumes the value (1).

~~Exm~~

$$\begin{aligned} f(A, B, C) &= \bar{A}B + \bar{B}C \\ &= \bar{A}B(C + \bar{C}) + \bar{B}C(A + \bar{A}) \\ &= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}B\bar{C} + A\bar{B}C \end{aligned}$$

~~Some sum of~~

The preadat form his contains all the variables regarding complemented and uncomplemented

min terms The min terms  $f_S$  denoted  
 $m_0, m_1, m_2 \dots$  are 'n' variables for an  
 can have  $2^n$  min terms.

Another way of representing the fns can  
 in canonical SOP form is the soing the  
~~no~~ of minterms for which the fns can  
 equals to 1.

e.g.

$$f(A, B, C) = m_1 + m_2 + m_3 + m_5$$

Or,

$$f(A, B, C) = \sum m(1, 2, 3, 5)$$

$\sum m$  represents the sum of all  
 the minterms which decimal codes are  
 given in the parenthesis

### POS Product - of - Sums Form

\* this form is also called conjunctive canonical  
 form (CCF) or expanded product of sums  
 form or canonical product of sums form;

\* This is by considering the complement form  
 which  $f = 0$ .

\* This form is a sum of all the variables.

$$\begin{aligned} * \text{ The fns can } f(A, B, C) &= (\bar{A} + \bar{B} + C \cdot \bar{C}) \\ &+ (A + B + C \cdot \bar{C}) \\ &\quad \times (\bar{A} + \bar{B} + C) \cdot (\bar{A} + \bar{B} + \bar{C}) \\ &\quad (A + B + \bar{C}) \end{aligned}$$

The Sam treee ~~in~~ which content is either  
and variables in Edarce complemeted  
or one on complemeted form is called a max  
term.

Maxterm is represented  $\rightarrow M_0, M_1, M_2, M_3, M_4, \dots$   
~~thus~~ thus (CCF) of 'f' make reetangal  $f(A, B, C)$   
 $M_0, M_4, M_6, M_7$  or  
 $f(A, B, C) \sum(0, 4, 6, 7)$

\* repreogtat ket abn f of abc is repreogtad  
the pradat of Maxterm.

\* Conversion between cancel form

the complemat of fanson expressed some  
of mentoms = 2 the  
missing form the origenal fanson.

Exm

$$f(A, B, C) \sum_m (\cancel{0, 4, 6, 7}) (0, 2, 4, 6, 7)$$

this has a complemant  $f(\overline{A + B + C}) =$

$$\sum_m (1, 3, 5) = M_1 + M_3 + M_5$$

If we complmant of De-Morgan's ~~law~~  
theorem of 10  $f'$  in a form

$$f = (\overline{M_1 + M_3 + M_5}) \text{ or } = (\overline{M_1} \cdot \overline{M_3} \cdot \overline{M_5})$$

3/12/21

$$\Rightarrow M_1 M_3 M_5 = \Pi M (1, 3, 5)$$

sum

of

minterms

and

maxterms

of

product

of

terms

in

product

of

sum

of

terms

in

sum

of

terms

in

product

of

terms

in

→ Three types of variable K-map.

→ A two variable expression can have  $2^2 = 4$  possible cases of the input variables A and B.

Mapping of SOP :- expression

→ the two variable K-map has  $2^2 = 4$  squares. These squares are called cells.

→ A '1' is placed in any square indicates that corresponding is included in put expression, and a '0' and 0 no entry in any square indicates that corresponding minterm does not appear in the expression for out put.

		B 0	B 1
	A 0	$\bar{A}\bar{B}$	$\bar{A}B$
	A 1	$A\bar{B}$	$AB$

three variable :-

A function in three variable ( $a, b, c$ ) can be expressed in SOP or POS from having eight possible combination.

		BC	00	01	11	10
		A	0	1	1	0
A	0	$\bar{A}\bar{B}\bar{C}$ (M <sub>0</sub> )	$\bar{A}\bar{B}C$ (M <sub>1</sub> )	$\bar{A}B\bar{C}$ (M <sub>3</sub> )	$\bar{A}BC$ (M <sub>2</sub> )	$A\bar{B}\bar{C}$ (M <sub>6</sub> )
	1	$A\bar{B}C$ (M <sub>4</sub> )	$A\bar{B}C$ (M <sub>5</sub> )	$\bar{A}BC$ (M <sub>7</sub> )	$A\bar{B}\bar{C}$ (M <sub>6</sub> )	

(a) Minterms

→ A three variables have 8 squares or cells and each square on the map represent a minterm or maxterm. Some is figure below.

		BC	00	01	11	10
		A	0	1	1	0
A	0	$\bar{A}+\bar{B}+\bar{C}$ (M <sub>0</sub> )	$\bar{A}+\bar{B}+C$ (M <sub>1</sub> )	$\bar{A}+B+C$ (M <sub>3</sub> )	$\bar{A}+B\bar{C}$ (M <sub>2</sub> )	
	1	$A+\bar{B}+\bar{C}$ (M <sub>4</sub> )	$A+\bar{B}+C$ (M <sub>5</sub> )	$\bar{A}+B+C$ (M <sub>7</sub> )	$A+B\bar{C}$ (M <sub>6</sub> )	

maxterms

		BC	00	01	11	10
		A	0	1	1	0
A	0	$A+B+C$ (M <sub>0</sub> )	$A+B\bar{C}$	$A+\bar{B}+C$	$A+\bar{B}\bar{C}$	
	1	$\bar{A}+B+C$	$\bar{A}+B\bar{C}$	$\bar{A}+\bar{B}+C$	$\bar{A}+\bar{B}\bar{C}$	

2

maxterm

$A \backslash B$	00	01	11	10
00	$ABCD$ $M_0$	$ABC\bar{D}$ $M_1$	$AB\bar{C}\bar{D}$ $M_3$	$A\bar{B}\bar{C}D$ $M_2$
01	$A\bar{B}\bar{C}D$ $M_4$	$A\bar{B}C\bar{D}$ $M_5$	$A\bar{B}\bar{C}\bar{D}$ $M_7$	$A\bar{B}\bar{C}D$ $M_6$
11	$\bar{A}\bar{B}CD$ $M_{12}$	$\bar{A}\bar{B}C\bar{D}$ $M_{13}$	$\bar{A}\bar{B}\bar{C}\bar{D}$ $M_{15}$	$\bar{A}\bar{B}\bar{C}D$ $M_{14}$
10	$\bar{A}BCD$ $M_8$	$\bar{A}B\bar{C}\bar{D}$ $M_9$	$\bar{A}B\bar{C}\bar{D}$ $M_{11}$	$\bar{A}B\bar{C}D$ $M_{10}$

01	11	10	00	92
$\bar{A}\bar{B}\bar{A}$	$\bar{A}\bar{B}B\bar{A}$	$\bar{A}\bar{B}\bar{B}\bar{A}$	$\bar{A}\bar{B}\bar{B}A$	90

compliment1's complement

$111001 \rightarrow$  1's binary

$\Rightarrow 000110 \rightarrow$  1's complement  
of n

1's complement of a binary no. is another binary number obtained by toggling all the 0 bits to 1 & the 1 bit too.

2's complement

$10010 \rightarrow y$

$01101 \rightarrow$  1's complement

$+1$   
 $01110$  2's complement

∴ If we add 1 to  
1's complement of  
binary no. then  
the resulting no  
is known as 2's  
complement.

For an n - bit  
n - bit numbers max  
no. which  
can be represent  
by 2's complement

$$= 2^n - 1$$

- max (-) ve no. can be  
 $= -2^{n-1}$

## UNIT - 2

concept of  
A combinational circuit whose output at any time are determined by only the present combinations of inputs.

Functions and operations they can be specified because they can be specified logically by a set of Boolean functions.

a. of an Boolean function


Combinational logic gate react of to the values of the single end there is put and produces the value output single transforming by using Encoders giving input data to one required data.

\* a block diagram is shown  
in the following figure.

\* the 'n' input binary variables come from and addressed; the M output variables are produced by internal combinational logic circuit go to external do.

Interfaced

his input and output variables  
as an analog signals how halo  
are interpreted as a byname  
signed that represents logic 1 and 0  
logic 1 and logic 0



~~transfer~~

Sequential circuit it is a Shows out  
put defin of on the present input,  
Previes output to the sequan  
has been applied.

who the Sequential circuit is  
Definat for combenasal  
Circuit

- ① In combinational circuit output  
depends of on present input  
at any input and do not  
is many memory less.  
hence previes input does not  
have any effect on the circuit

## BINARY ADDER-SUBTRACTOR

- \* Digital computers perform a variety of information-processing tasks. Among the functions encountered are the various arithmetic operations.
- \* The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations
  - 0+0 = 0, 0+1 = 1, 1+0 = 1 and 1+1 = 10

- \* The first three operations produce a sum of one digit, but when both augend and addend bits are equal to 1; the binary sum consists of two digits. The higher significant bit of this result is called a carry.
- \* When the augend and addend numbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.
- \* A combinational circuit that performs the addition of two bits and is called a half adder.
- \* One that performs the addition of three bits (two significant bits and a previous carry) is a full adder.  
The names of the circuits stem from the fact that two half adders can be employed to implement a full adder.

## HALF ADDER


- \* This circuit needs two binary input and two binary outputs.
- \* The input variables designate the augend and addend bits; the output variables produce the sum and carry symbols  $x$  and  $y$  are assigned to the two input and  $s$  and  $c$  to the outputs.
- \* The truth table for the half adder is listed in the below table.
- \* The  $c$  output is 1, only when both inputs are 1. The  $s$  output represents the least significant bit of the sum.
- \* The simplified Boolean functions for the two output can be obtained directly from the truth table

$x$	$y$	$c$	$s$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Truth table

\* The simplified sum-of-products expressions are  $S = xy + \bar{x}y'$   
 $C = xy$ .

\* The logic diagram of the half adder implemented in sum of products is shown in the below figure. It can be also implemented with an exclusive-or and an AND gate.



$$(a) \quad S = xy^2 + x^2y \\ C = xy$$



$$(b) \quad S = x \oplus y$$

$$C = xy$$

## FULL ADDER

- \* A full adder is a combinational circuit that forms the arithmetic sum of three bits.
- \* It consists of three inputs and outputs. Two of the input variables,


## FULL ADDER

- \* A full adder is a combinational circuit that forms the arithmetic sum of three bits.
- \* It consists of three inputs and two of the input variables, denoted by  $x$  and  $y$ , represent the two significant bits to be added. The third input  $z$ , represents the carry from the previous lower significant position.


$x$	$y$	$z$	$C$	$S$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Truth Table

Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3, and binary representation of 2023 needs four bits. The two outputs are designated by the symbols  $s$  for sum and  $c$  for carry.



$$(a) S = x'y'z + x'yz + xy'z + xyz$$



$$(b) C = xy + xz + yz$$


## K-map for full adder

- \* The binary variable  $s$  gives the value of the least significant bit of the sum. The binary variable  $c$  gives the output carry formed by adding the  $C_{in}$  input carry and the bits of the words.
- \* The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic sum of the input bits. When all input bits are 0, the output is 0.
- \* The  $s$  output is equal to 1, when only one input is equal to 1 or when all three inputs are equal to 1. The  $c$  output has a carry of 1 if two or three inputs are equal to 1.
- \* The simplified expressions are

$$s = x'y'z + x'y'z' + xy'z' + xyz$$

$$c = xy + xz + yz$$

\* the logic diagram for the full adder implemented in sum-of-products form is shown in figure:




Implementation of Full Adder

Adder in SOP form

- \* It can also be implemented with two half adders and one OR gate as shown in the figure.

Half Adder



Implementation of full Adder

- \* Using Two Half Adders and an OR gate
- \* A full adder is a combinational circuit that forms the arithmetic sum of three bits.

### BINARY ADDER

- \* A binary adder is a digital that produces the arithmetic sum of two binary numbers.
- \* It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain.


- \* Addition of  $n$ -bit numbers requires a chain of  $n$  full adders or a chain of one-half adder and  $n-1$  full adders. In the former case, the input carry to the former case, the input carry to the least significant position is fixed at 0.
- \* The interconnection of four full-adder (FA) circuits to provide a four-bit binary ripple carry adder is shown in the figure.
- \* The augend bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bit.
- \* The carries are connected in a chain through the full adders. The input carry to the adder is  $C_0$ , and it ripples through the full adders, with each output carry connected to the input carry of the next higher through order full adder.

\* Consider the two binary numbers  $A = 1011$  and  $B = 0011$ . Their sum  $S = 1110$  is formed with the four bit adder as follows.

Subscript i	3	2	1	0	
Input carry	0	1	1	0	$c_i$
Augend	1	0	1	1	$A_i$
Addend	0	0	1	1	$B_i$
Sum	1	1	1	0	$s_i$
Output carry	0	0	1	1	$c_{i+1}$

- \* The bits are added with full adders starting from the least significant position (subscript 0). to form the sum bit and carry bit.  
The input carry  $c_0$  in the least significant position must be 0.
- \* The value of  $c_{i+1}$  in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder the adds the bits one higher significant position of the left.

\* the sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated.  
 All the carries must be generated for the correct sum bits to appear at the output.



Four Bit Binary Adder

## Four Bit Binary Adder

### HALF SUBTRACTOR:

- \* This circuit needs two binary inputs and two binary outputs.
- \* Symbols  $x$  and  $y$  ~~are~~ are assigned to the two inputs and  $D$  (for difference) and  $B$  (for borrow) to the outputs.
- \* The truth table for the half subtractor is listed in the below table.

$x$	$y$	$D$	$B$
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table

- \* The  $B$  output is 1 only when the inputs are 0 and 1. The  $D$  output represents the least significant bit of the subtraction.
- \* The subtraction operation is done by using the following rules as

$$0-0=0;$$


$$0-1=1 \text{ with borrow } 1;$$

$$1-0=1;$$

$$1-1=0;$$


- \* The simplified Boolean functions for the two outputs can be obtained directly from the truth table. The Simplified sum-of-products expressions are:

$$D = x'y + xy' \text{ and } B = x'y$$



$$D = x'y + xy'$$

$$B = x'y$$



$$D = x \oplus y$$

$$B = x'y$$

\* The logic diagram of the half adder implemented in sum of products is shown in the figure. It can be also implemented with an exclusive-OR and an AND gate with one inverted input.

### full SUBTRACTOR:-


- \* A full subtractor is a combinational circuit that performs the arithmetic operation of three bits.
- \* It consists of three inputs and two output variables by  $x$  and  $y$ , represent the two significant bits to be subtracted. The third input  $z$ , is subtracted from the result of the first subtraction.

x	y	z	D	S
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

Truth table

Two outputs are necessary because the arithmetic subtraction of three binary digits ranges in value from 0 to 3, and binary representation of 2 or 3 need 2 bits. The two outputs are designated by the symbols D for difference and S for Borrow.


- \* The binary variable D gives the value of the least significant bit of the difference.
- The binary variable B gives the output borrow formed during the subtraction process.



$$D = x'y'z + x'y'z' + xy'z' + xyz \quad B = x'z + x'y + yz$$

### K-map for full Subtraction

- \* The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic subtraction of the input bits.
  - \* The difference D becomes 1 when any one of the input is 1 or all three inputs are equal to 1 and the borrow, B is 1 when the input combination (001) or (010) or (011) or (111).
  - \* The simplified expressions are
- $$D = x'y'z + x'y'z' + xy'z' + xyz$$
- $$B = x'z + x'y + yz$$
- \* The logic diagram for the full adder implemented in sum-of-products form is shown in figure.



Implementation of full Subtractor in SOP form

### MAGNITUDE COMPARATOR:

- \* A magnitude comparator is a Combinational circuit that compares two numbers  $A$  and  $B$  and determines their relative magnitudes.
- \* The following description is about a 2-bit magnitude comparator circuit.
- \* The outcome of the comparison is specified by three binary variables that indicate whether  $A < B$ ,  $A = B$ , or  $A > B$ .
- \* Consider two numbers  $A$ , and  $B$ , with two digits each. Now writing the coefficients of the number in descending order of significance:
- \* The two numbers are equal if all pairs of significant digits are equal i.e. if and only if  $A_1 = B_1$ , and  $A_0 = B_0$ .

- \* when the numbers are binary, the digits are digits are either 1 or 0 and the equality of each pair of bits can be expressed logically with an exclusive-NOR function of

$$x_1 = A_1 B_1 + \bar{A}_1 \bar{B}_1$$

$$\text{And } x_0 = A_0 B_0 + \bar{A}_0 \bar{B}_0$$

- \* ~~the two numbers are equal if all pairs of significant digits are equal.~~

- \* The equality of the two numbers A and B is displayed in a combinational circuit by an output binary variable that we designate by the symbol  $(A = B)$ .

- \* This binary variable is equal to 1 if the input numbers, A and B are equal, and is equal to 0 otherwise.
- \* for equality to exist, all variables must be equal to 1 a condition that dictates an AND operation of all variables.

$$(A = B) = x_1 x_0$$

- \* The binary variable  $(A = B)$  is equal to 1 only if all pairs of digits two numbers are equal.
- \* To determine whether A is greater or less than B, we inspect the relative magnitudes of pairs of significant digits, starting from the most significant position. If the two digits of a pair are equal, we compare the next lower significant pair of digits. if the corresponding digit A is 1 and that of B is 0, we conclude that  $A > B$ . if the corresponding digit of A is 0 and that of B is 1 we have  $A < B$ . The


Sequential comparison can be expressed logically by the two Boolean functions

$$(A > B) = A_1 B_1' + x_1 A_0 B_0'$$

$$(A < B) = A_1' B_1 + x_1 A_0' B_0'$$


$A_1$	$A_0$	$B_1$	$B_0$	$A > B$	$A < B$	$A = B$
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	0	0	0
0	1	1	0	0	0	1
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	0	0	0
1	1	0	1	0	0	1
1	1	1	0	0	0	0
1	1	1	1	0	0	1

Truth Table



Logic Diagram of 2-bit Magnitude Comparator

## DECODER



E	A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
1	x	x	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	1

- \* A decoder is a combinational circuit that converts binary information from  $n$  input lines to a maximum of  $2^n$  unique output lines.
- \* If the  $n$ -bit coded information has unused combinations, the decoder may have fewer than  $2^n$  outputs.
- \* The decoders presented here are called  $n$ -to- $m$ -line decoders, where  $m = 2^n$ .
- \* Their purpose is to generate  $2^n$  minterms of  $n$  input variables.
- \* Each combination of input will assert a unique output. The name decoder is also used in conjunction with other code converters such as a BCD-to-Seven-segment decoder.

- \* Consider the three-to-eight-line decoder circuit. Three inputs are each one of the eight AND gates to three inputs generates one of the minterms.
- \* The input variables represent a binary number, and the outputs represent the eight digits of a number in the octal number system.
- \* However, a three-to-eight-line decoder can be used for decoding any three-bit code to provide eight output one for each element of the code.
- \* A two-to-four-line decoder with an enable input constructed with NAND gates is shown in fig.
- \* The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0. As indicated by the truth table, only one output can be equal to 0 at any given time; all other outputs are equal to 1.
- \* The output whose value is equal to 1 regardless of the values of the other two inputs.
- \* When the circuit is disabled, none of the outputs are equal to 0 and none of the minterms are selected.
- \* In general, a decoder may operate with complemented or un-complemented outputs.
- \* The enable input may be activated with a 0 or with a 1 signal.
- \* Some decoders have two or more enable inputs that must satisfy a given logic condition in order to enable the circuit.

- \* A decoder with enable input can function as a demultiplexer - a circuit that receives information from a single line and directs it to one of 2<sup>n</sup> possible outputs lines.
- \* The selection of a specific output is controlled by the bit combination of  $n$  Selection lines.
- \* The decoder of Fig. can function as a one-to-four line demultiplexer when E is taken as a data input line and A and B are taken as the Selection inputs.
- \* The single input variable E has a path to all four outputs, but the input information is directed to only one of the output lines as specified by the binary combination of the two Selection lines A and B.
- \* This feature can be verified from the truth table of the circuit.
- \* For example, if the Selection lines AB = 10, Output D<sub>2</sub> will be the same as the input value E, while all other ~~outputs~~ are maintained at 1.
- \* Since decoder and demultiplexer operations are obtained from the same circuit, a decoder with an enable input is referred to as a decoder-demultiplexer.
- \* An application of this decoder is binary-to-octal conversion.

## ENCODER

- \* An encoder is a digital circuitry that performs the inverse operation of a decoder.
- \* An encoder has  $2^n$  input lines and  $n$  output lines.
- \* The output lines  $x, y, z$  as an aggregate, generate the binary code corresponding to the input value.

Inputs							Outputs			
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x$	$y$	$z$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	1	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	0
0	0	0	0	0	0	1	0	1	0	0
0	0	0	0	0	0	0	1	1	1	1

- \* the above Encoder has eight inputs and three outputs that generate the corresponding binary number.
- \* It is assumed that only one input has a value of 1 at any given time.
- \* The encoder can be implemented with OR gates whose inputs are determined directly from the truth table.
- \* Output  $z$  is equal to 1 when the input octal digit 1,3,5, or 7.
- \* Output  $y$  is 1 for octal digits 2,3,6, or 7, and output  $x$  is 1 for digits 4,5,6, or 7.
- \* these conditions can be expressed by the following Boolean output functions.

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$

- \* The encoder can be implemented with three OR gates.

- 4\* The encoder defined above has the limitation that only one input can be active at ~~any~~ any give time.
- 12\* If two inputs are active simultaneously, the output produces an undefined combination.
- 13\* To resolve this ambiguity, encoder circuits must establish an input priority to ensure that only one input is encoded which is done in the priority encoder.

### PRIORITY ENCODER

- 1\* A priority encoder is an encoder circuit that includes the priority function.
- 2\* The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

Inputs				Outputs		
$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$z$
0	0	0	0	0	0	0
1	0	0	0	1	0	0
x	1	0	0	0	0	0
x	x	1	0	0	1	0
x	x	x	0	1	0	1

- 3\* In addition to the two outputs  $x$  and  $y$ , the circuit has a third output designated by  $v$ ; this is a valid bit indicator that is set to 1 when one or more inputs are equal to 1.
- 4\* If all inputs are 0, there is no valid input and  $v$  is equal to 0.
- 5\* The other two outputs are not inspected when  $v$  equals 0 and are specified as don't-care conditions.

6 \* Here x's in output columns represent don't-care conditions  
the x's in the input columns are useful for representing  
a truth in condensed form.

Inputs				Outputs			
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	x	y	z	
0	0	0	0	x	0		
1	0	0	0	0	1		
x	1	0	0	1	1		
x	x	1	0	1	0		
x	x	x	1	1	1		

\* Higher the Subscript number, the higher the priority of the Input.

\* Input D<sub>3</sub> has the highest priority, so, regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3).

\* If D<sub>2</sub>=1, provided that D<sub>3</sub>=0, regardless of the values of the other ~~two~~ lower priority inputs the output is 10.

\* The output for D<sub>1</sub> is generated only if higher priority inputs are 0, and so on down the priority levels.

D <sub>2</sub> , D <sub>3</sub>		D <sub>2</sub>			
		00	01	11	10
D <sub>0</sub> , D <sub>1</sub>	00	m <sub>0</sub> x	m <sub>1</sub> 1	m <sub>2</sub> 1	m <sub>3</sub> 1
	01	m <sub>4</sub> 1	m <sub>5</sub> 1	m <sub>6</sub> 1	m <sub>7</sub> 1
D <sub>0</sub> , D <sub>1</sub>	11	m <sub>8</sub> 1	m <sub>9</sub> 1	m <sub>10</sub> 1	m <sub>11</sub> 1
	10	m <sub>12</sub> 1	m <sub>13</sub> 1	m <sub>14</sub> 1	m <sub>15</sub> 1

$x = D_2 + D_3$

D <sub>2</sub> , D <sub>3</sub>		D <sub>2</sub>			
		00	01	11	10
D <sub>0</sub> , P <sub>1</sub>	00	m <sub>0</sub> x	m <sub>1</sub> 1	m <sub>2</sub> 1	m <sub>3</sub> 1
	01	m <sub>4</sub> 1	m <sub>5</sub> 1	m <sub>6</sub> 1	m <sub>7</sub> 1
D <sub>0</sub> , P <sub>1</sub>	11	m <sub>8</sub> 1	m <sub>9</sub> 1	m <sub>10</sub> 1	m <sub>11</sub> 1
	10	m <sub>12</sub> 1	m <sub>13</sub> 1	m <sub>14</sub> 1	m <sub>15</sub> 1


$y = D_3 + D_2 D_1$

- 11\* The maps for simplifying outputs  $x$  and  $y$  are shown in above fig.
- 12\* The minterms for the two functions are derived from its truth table.
- 13\* Although the table has only five rows, when each  $x_i$ , a row is replaced first by 0 and then by 1, we obtain all 16 possible input combinations.
- 14\* For example, the fourth row in the table, with inputs  $x_2x_1x_0$ , represents the four minterms  $0010, 0110, 1010$ , and  $1110$ . The simplified Boolean expressions for the priority encoder are obtained from the maps.
- 15\* The condition for output  $V$  is an OR function of all the input variables.
- 16\* The priority encoder is implemented according to the following Boolean functions:

$$x = D_2 + D_3$$

$$y = D_3 + D_1 D_2'$$


$$V = D_0 + D_1 + D_2 + D_3$$




## MUX:-

- 1★ A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.
- 2★ The selection of a particular input line is controlled by a set of selection lines.
- 3★ Normally, there are  $2^n$  input lines and  $n$  selection lines whose bit combinations determine which input is selected.
- 4★ A four-to-one-line multiplexer is shown in the below figure. Each of the four inputs,  $I_0$  through  $I_3$ , is applied to one input of an AND gate.
- 5★ Selection lines  $S_1$  and  $S_0$  are decoded to select a particular AND gate. The outputs of the AND gates are applied to a single OR gate that provides the one-line output.
- 6★ The function table lists the input that is passed to the output for each combination of the binary selection values.
- 7★ To demonstrate the operation of the circuits, consider the case when  $S_1, S_0 = 0$
- 8★ The AND gate associated with input  $I_2$  has two of its inputs equal to 1 and the third input connected to  $I_2$ .
- 9★ The other three AND gates have at least one input equal to 0, which makes their outputs equal to 0. The output of the OR gate is now equal to the value of  $I_2$ , providing a path from the selected input to the output.

10\* A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.



(b) multiplexer Implementation




Logic diagram


$S_1$	$S_0$	$Y$
0	0	I0
0	1	I1
1	0	I2
1	1	I3

Truth table

## DEMULTIPEXER!—

- 1\* The data distributor, known more commonly as a Demultiplexer or "Demux" for short, is the exact opposite of the multiplexer.
- 2\* The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time. The demultiplexer converts a serial data signal at the input to a parallel data at its output lines as shown below.
- 3\* The Boolean expression for this 1-to-4 demultiplexer above with outputs A to D and data select lines a, b is given as;
- $$F = (ab)'A + a'bB + ab'C + abD$$
- 4\* The function of the demultiplexer is to switch one common data input line to any one of the output data lines A to D in our example above. As with the multiplexer the individual solid state switches are selected by the binary input address code on the output Select pins "a" and "b" as shown.





Logic Diagram

- 5\* Unlike multiplexers which convert data from a single data line to multiple lines and demultiplexers which convert multiple lines to a single data line, there are devices available which convert data to and from multiple lines and in the next tutorial about combinational logic devices.
- 6\* Standard demultiplexer IC packages available are the TTL 74LS138 1-to-8 output demultiplexer, the TTL 74LS139 dual 1-to-4 output demultiplexer or the CMOS CD4514 1-to-16 output demultiplexer.

Output Select		Data Output Selected
b	a	
0	0	A
0	1	B
1	0	C
1	1	D

Truth Table


## FLIP-FLOP AND LATCH :-

Ch-3

- 1\* A flip-flop or latch is a circuit that has two stable states and can be used to store information.
- 2\* A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1.
- 3\* Latch is a non-clocked flip-flop and it is the building block for the flip-flop.
- 4\* A storage element in digital circuit can maintain a binary state indefinitely until directed by an input signal to switch state.
- 5\* Storage elements that operate with signal level are called latches and those operate with clock transition are called as flip-flops.
- 6\* The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs.
- 7\* A flip-flop is called so because its output either flips or flops meaning to switch back and forth.
- 8\* A flip-flop is also called a bi-stable multi-vibrator as it has two stable states. The input signals which command the flip-flop to change state are called excitations.
- 9\* Flip-flops are storage devices and can store 1 or 0.
- 10\* flip-flops using the clock signal are called Clocked flip-flops. Control signals are effective only if they are applied in synchronization with the clock signal.

11\* Clock-signals may be positive-edge triggered or negative-edge triggered.

12\* Positive-edge triggered flip-flops are those in which state transitions take place only at positive-going edge of the clock pulse.



13\* Negative-edge triggered flip-flop are those in which state transition take place only at negative-going edge of the clock pulse.



14\* Some common type of flip-flops include

(a) SR (Set-Reset) F.F

(b) D (Data or delay) F.F


(c) T (Toggle) F.F and

(d) JK F.F.


### TRIGGERING METHODS:-

1\* The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a trigger, and the transition it causes is said to trigger the flip-flop.

- \* Flip-flop circuits are constructed in such a way as to make them operate properly when they are part of a sequential circuit that employs a common clock.
- 3\* The problem with the latch is that it responds to a change in the level of a clock pulse. For proper operation of a flip-flop it should be triggered only during a signal transition.
- 4\* This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0.
- 5\* A way that a latch can be modified to form a flip-flop is to produce a flip-flop that triggers only during a signal transition (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse.



(a) Response to positive level



(b) positive-edge response




(c) Negative-edge response

## MASTER-SLAVE JK FLIP-FLOP:-

- The master-slave flip-flop is basically two integrated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse.
- 2\* The outputs  $Q$  and  $\bar{Q}$  from the slave flip-flop are fed back to the inputs  $S$  of the master with the outputs of the 'master' JK flip-flop being connected to the two inputs of "slave" flip flop.
- 3\* This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip flop as shown below.

The master-slave JK flip flop



- 4 \* The input signals J and K are connected to the gated 'master' SR flip-flop which 'locks' the input condition while the clock (clk) input is "HIGH" at logic level "1".
- 5 \* As the clock input of the "slave" flip flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle.
- 6 \* The outputs from the "master" flip-flop are only "seen" by the gated "slave" flip-flop when the clock input goes "LOW" to logic level "0".
- 7 \* When the clock is "LOW" the outputs from the "master" flip-flop are latched and any additional changes to its inputs are ignored.
- 8 \* The gated "slave" flip-flop now responds to the state of its inputs passed over by the master section.
- 9 \* Then, on the "Low-to-high" transition of the clock pulse the inputs of the "master" flip-flop are fed through to the gated inputs of the "slave" flip-flop and on the "High-to-Low" transition the same inputs are reflected on the output of the ~~the~~ "slave" making this type of flip-flop edge or pulse-triggered.
- 10 \* Then, the circuit accepts input data when the clock signal is "HIGH" and passes the data to the output on the falling-edge of the clock signal.

\* In other words the master-slave JK flip-flop is a "synchronous" device as it only parallel data with the timing on the clock signal.

## Logic families:-

Ch 4

3.1.2022

- ① A circuit configuration or approach used to produce a type of digital integrated circuit is called logic families.
- ② By using logic families we can generate different logic functions when fabricated in the form of an IC & the same approach or in other words belonging to the same logic family, will have identical electrical characteristic.
- ③ The set of digital ICs belonging to the same logic families are electrically compatible with each other.
- ④ Some common characteristic of the some logic family include voltage range, speed of response, power dissipation, input & output logic levels, current source & sink capability, low-out noise margin etc.

⑤ choosing digital ICs from the same logic family guarantees that these ICs are compatible with respect to each other and that the system as a whole performs the intended logic functions.

### Types of logic families

#### Types of logic family :-

① \* The entire range of digital ICs is fabricated using either bipolar devices or mos devices or a combination of the two.

② \* Bipolar families include :-

Diode logic (DL)

Resistor - Transistor logic (RTL)

Diode - transistor logic (DTL)


Transistor - Transistor logic (TTL)

Emitter Coupled logic (ECL)


(also known as current mode logic (CML))

Integrated injection logic (I2L)


\* The Bi-mos logic family uses both bipolar and mos devices.



Resistor - Transistor Logic (RTL)



## Diode logic



## Diode - Transistor logic

## Design for Learning (DFL) of modules

- ④ Above are some example of DL, RTL and DTL.  
⑤ mos families include:-

The PMOS Family (using P-channel MOSFETs)

The NMOS family (using N-channel MOSFETs)



The CMOS family (using both N- and P-channel devices)


# Some Operational Properties of logic families

## DC supply voltage:-

The nominal value of the DC supply voltage for TTL (Transistor-Transistor-logic) and CMOS (complementary-metal-oxide-semiconductor) devices is 5 volt. Although omitted from logic diagrams for simplicity, this voltage is connected to V<sub>CC</sub> or V<sub>DD</sub> pin of an IC package and ground is connected to the GND pin.

## TTL logic levels





## CMOS Logic Levels