

SWAMI VIVEKANANDA SCHOOL OF ENGG. & TECH.

MADANPUR, BBSR



LECTURE NOTES

ON

DIGITAL ELECTRONICS

Year & semester: 2ND Year, 3RD Semester

BY- Er. SRIDHARA KUMAR RATH

**LECTURER IN DEPARTMENT OF ELECTRONICS
& TELECOMMUNICATION ENGINEERING**

Number System

① For representing the information we use the Number System the digital system.

② Types of Number System.

In digital computer used for representing

① Binary (0 — 1)₂

② Decimal (0 — 9)₁₀

③ Octal (0 — 7)₈

④ Hexa decimal (0 — ~~15~~)₁₆

① Binary Number System

⇒ It forms only two values (0, 1)

That is 0, 1 it is also known

as the base 2 number system

ex ⇒ (10)₂ (11)₂ (101)₂

② Decimal ⇒ This number system contains 10 digits from (0 — 9)

④ It is also called base 10 system

ex ⇒ (90)₁₀ (99)₁₀ (73)₁₀

③ Octal Number System this number system contains 8 digits from (0 — 7)

① It is also called base 8 System.

Exam $\Rightarrow (75)_8 (67)_8$

② Octal No

	<u>Binary Form</u>
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

③ Hexa decimal number System \Rightarrow
It is also known as base 16 Number System. It has 10 digit (0-9) and 6 letters from 10 numbers from (10-15)

$(36231)_{16} (2345F)_{16}$

Ex

$(89C945d)_{16} (F20053007003)_{16}$

Hexa Decimal

Binary from

0	_____	0000
1	_____	0001
2	_____	0010
3	_____	0011
4	_____	0100
5	_____	0101
6	_____	0110
7	_____	0111
8	_____	1000
9	_____	1001

Hexa Decimal

Binary from

A	_____	1010
B	_____	1011
C	_____	1100
D	_____	1101
E	_____	1110
F	_____	1111

Binary to Decimal

The process starts from multiplying the bits of Binary number with its corresponding positional weights and lastly we add all these products.

$$\underline{\underline{Ex 2}} \quad (10111)_2$$

$$1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$\Rightarrow 16 + 0 + 4 + 2 + 1$$

$$= (23)_{10}$$

$$(10111011)_2$$

$$= 1 \times 2^7 + 0 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 38 + 0 + 32 + 16 + 8 + 0 + 2 + 1$$

$$= 97$$

Decimal to Octal

In the last step we perform the division operation on the integer and the successive quotient with the base of Octal

$$(178)_{10} = (B2)_{16}$$

$$16 \overline{) 178} \quad 2$$

$$(285.625)_{10} = (11D.A)_{16}$$

$$= 16 \overline{) 285} \quad 13$$
$$16 \overline{) 17} \quad 1$$

Octal to Hexa Decimal

* we take the three bit binary digit for the given number

* Then we pair off 4 bit on both side of binary point.

* then we write the Hexa decimal digit which coherence from to his page.

$$(536)_8 = (55E)_{16}$$

$$\underbrace{0001}_1 \underbrace{0101}_2 \underbrace{1110}_3$$

Hexa decimal to other no conversion :-

Hexadecimal to decimal :-

$$(2A)_{16} = ()_{10}$$

$$2 \times 16 + A \times 16$$

$$= 32 + 10 \times 16$$

$$= (42)_{10}$$

$$(BBD)_{16} = ()_{10}$$

$$= B \times 16^2 + B \times 16 + D \times 16$$

$$= 2816$$

① we multiply the digits of the given number with its respective positional power and lastly we add the products of all the results which its sets

$$(3A2F)_{16}$$

$$\Rightarrow 3 \times 16 + A \times 16^2 + 2 \times 16^3 + 2 \times 16^{-1} + F \times 16^0$$

$$\Rightarrow 48 + 10 + 27 \frac{1}{16} + 3 \times 16^1 + A \times 16^0 + 2 \times 16 + F \times 16^2$$

$$\Rightarrow 48 + 10 + 1 + 2 \times (-16) + 15 \times 256$$

$$\Rightarrow 48 + 10 + 2 \times \frac{1}{16} + 15 \times \frac{1}{256}$$

$$= 58 + 0.125 + 0.9375$$

$$= (58 + 0.18359375)_{10}$$

$$= (58.1836)_{10}$$

Hexa decimal to Binary:

$$① (2F9A)_{16} = ()_2$$

$$\Rightarrow (0010111110011010)_2$$

$$② (AF6.30)_{16} = ()_2$$

$$\Rightarrow (101011110110.0011101)_2$$

* The process of converting Hexa decimal of Binary is the reverse process of Binary to Hexa decimal we write the 4 bit Binary report of is Hexa decimal number digit.

① $(7AF)_{16} = ()_2$

$\Rightarrow (011110101111)_2$

② $(FA9)_{16} = ()_2$

$(111110101001)_2$

Hexa decimal to octal :-

The process of converting hexadecimal to octal each the reverse octal to hexadecimal we write the 4 bites Octal code of hexa decimal.

ex $(52A71)_{16} = ()_8$

00101001010101110001

$(1225361)_8$

Arithmetic Operation:-

- Addition
- Subtraction
- multiplication
- division

Binary Addition Rule:-

<u>A</u>	<u>B</u>	<u>Sum</u>	<u>Carry</u>	<u>result</u>
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	0	1	10

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

$$1 + 1 + 1 = 11$$

* addition is carried out just like decimals by adding of the columns. Starting at the right and working columns by column.

Binary Subtraction rule:

$$0 - 0 = 0$$

$$0 - 1 = 1$$

$$1 - 0 = 1$$

$$1 - 1 = 0$$

<u>A</u>	<u>B</u>	<u>difference</u>	<u>Borrow</u>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Subtract column by column. Always start l.s.b (least significant bit) from column of.

(ii) If necessary borrow from the next higher.

(iii) when one is subtract created from the next most significant

Binary multiplication:-

it is similar to decimal multiplication rules for binary multiplication:-

$$0 \times 0 = 0$$

$$0 \times 1 = 0$$

$$0 \times 0 = 0$$

$$1 \times 1 = 1$$

Binary multiplication

Binary Division

$$0 \div 0 = 0$$

$$1 \div 1 = 1$$

Divisor

Difference

$$\begin{array}{r}
 100 \overline{) 1100} \\
 \underline{100} \\
 100 \\
 \underline{100} \\
 0
 \end{array}$$

$$\begin{array}{r}
 1001 \overline{) 1110101} \\
 \underline{1001} \\
 1101 \\
 \underline{1001} \\
 100 \\
 \underline{0} \\
 1001 \\
 \underline{1001} \\
 0
 \end{array}$$

$$\begin{array}{r}
 1001 \overline{) 1001} \\
 \underline{1001} \\
 0
 \end{array}$$

$$0 = 0 - 0$$

$$1 = 1 - 0$$

$$1 = 0 - 1$$

$$0 = 1 - 1$$

B	A
0	0
1	0
0	1
1	1

Binary multiplication is similar to decimal multiplication. It involves multiplying each bit of the multiplier by each bit of the multiplicand, then shifting the results and adding them together.

$$\begin{array}{l}
 0 \times 0 = 0 \\
 0 \times 1 = 0 \\
 1 \times 0 = 0 \\
 1 \times 1 = 1
 \end{array}$$

Binary to Hexa decimal

$$\left(\underbrace{0101}_{5} \underbrace{1010}_{A} \underbrace{1011}_{B} \cdot \underbrace{0011}_{3} \right)$$

- * In the first step we have to make the pairs of a bits on both side of the binary point.
- * If there will be one two or three bits left in a pair of 4 bits pair.
- * We add the required number of 0 of an any sides.
- * In the second step we write the Hexa decimal corresponding each pair.

$$\left(0101 \cdot 0011 \right)$$

A . 3

$$\left(00111001 \cdot 0010 \right)$$

3 9 . 2

$$\left(0010100110101111 \right)$$

2 9 A F

1's Complement & 2's Complement:-

$$\begin{array}{r}
 111001 \\
 \hline
 \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \\
 000110 \rightarrow \text{1's complement}
 \end{array}$$

$$\begin{array}{r}
 + 1 \\
 \hline
 1
 \end{array}$$

$$000111 \rightarrow \text{2's complement}$$

$$\begin{array}{r}
 x = 111001 \\
 \hline
 000110
 \end{array}$$

1's complement of a binary number is an operand by which we toggle bits, i.e., that is, 0 becomes 1 and 1 becomes 0.

2's complement

$$\begin{array}{r}
 y = 10010 \\
 \hline
 01101
 \end{array}$$

$$\begin{array}{r}
 + 1 \\
 \hline
 10010
 \end{array}$$

If we add 1, 2 one's complement of binary then the resulting number is 2's complement.

Binary Subtraction using 1's Complement:-

(1010) (1111)

$$\begin{array}{r} \text{(+)} \quad 1111 \\ \quad 0101 \\ \hline 10100 \\ \quad + 1 \\ \hline 0101 \end{array} \quad \begin{array}{l} \text{end around carry} \end{array}$$

- * Convert the numbers to be subtracted into 1's complement form
- * Add both the numbers
- * Remove the carry and add it to the result

Subtrahend

(1010)₂

(1111)₂

$$\begin{array}{r} \cancel{1010} \\ \cancel{1111} \\ \hline 0101 \end{array}$$

$$\begin{array}{r} 1111 \\ 0101 \\ \hline 10100 \\ \quad + 1 \\ \hline 0101 \end{array}$$

- * 1's complement subtraction is a method to subtract this method of 2 binary by addition

Binary Subtraction using 2's complement :-

Subtraction of a smaller number from a larger number

$$(1010)_2 \text{ from } (1111)_2$$

$$\begin{array}{r}
 1111 \\
 - 0110 \\
 \hline
 10101 \\
 \text{omit} \rightarrow \quad \quad \quad 0101 \rightarrow \text{Result}
 \end{array}$$

Step 1 - ~~Diff~~ Determine the 2's complement of S_0

* add this number add the larger number

* omit the carry

Subtraction of a larger number from a smaller number

$$\begin{array}{r}
 (1010)_2 \quad (1000)_2 \\
 \begin{array}{r}
 0101 \\
 + 1 \\
 \hline
 0110
 \end{array}
 \end{array}$$

$$\begin{array}{r}
 1000 \\
 + 0110 \\
 \hline
 1110 \\
 + 1 \\
 \hline
 0001
 \end{array}$$

$$\begin{array}{r}
 1110 \\
 - 0001 \\
 \hline
 (-)0010 (-)
 \end{array}$$

2 subtract form

- * determine the 2's complement of a number
- * add its number from number
- * there is no carry in this case the result is 2's complement form is negative.
- * to get answer in form take 2's complement and sign.

Code

Binary code and its Application

- * the group of simple is called hex code
- * the decimal is represented and converted has group has bits this group of has Binary code.

- * Binary codes can be classified weight

7 weighted ~~codes~~

7 Non-weighted

Weighted code

- * this code are those binary code which code of position of presence is position of number representation

Several systems of the code are used to express the decimal digit 0 to 9 in this code is decimal digit a group of 4 bits

non-weighted code

In this side Binary code the page sum has not arising

ex

xx 3 code

gray code

bcd code

Boolean Algebra

22.11.2021

→ Switching Circuits and all so logic circuits
Great Circuits and digital circuit

Switching Algebra and all so Boolean Algebra

Boolean Algebra is a system is mathematical
logic ~~is~~ Algebra consists of the set
of elements $\{0, 1\}$, two binary operators called
OR and AND unary operator called NOT.

It is the basic

tool in the

analysis AND synthesis of switching circuits.

It is a precise tool Algebraically

any complex logic can be expressed by a boolean
function.

The boolean Algebra is given by a certain
well developed rules and laws.

axioms and laws Boolean Algebra

Axioms of postulates of boolean Algebra
 set of logical expressions that ~~accept~~ ~~are~~
 without prove. and ~~open~~ which we can
 beyond a set of useful theorems. actually
 Axioms are nothing more than a ~~defined~~
 definitions of the 3 basic logic operations
 AND, OR, NOT, NAND invented ~~ess~~ ~~edges~~
 can be interpreted in the outcome of ~~fun~~
 operations performed by a ~~latter~~ ~~by~~ a logic
 gate.

AND operation

(Axiom 1) $0 \cdot 0 = 0$

(Axiom 2) $0 \cdot 1 = 0$

(Axiom 3) $1 \cdot 0 = 0$

(Axiom 4) $1 \cdot 1 = 1$

OR operation

$0 + 0 = 0$

$0 + 1 = 1$

$1 + 0 = 1$

$1 + 1 = 1$

$$\bar{1} = 0$$

$$\bar{0} = 1$$

1. Complementation Laws

The complement satisfies 2 values that is 0 & 1. The 5 laws of complementation

$$\text{Law 1: } \bar{\bar{0}} = 0$$

$$\text{Law 2: } \bar{\bar{1}} = 1$$

$$\text{Law 3: If } A = 0, \text{ then } \bar{A} = 1$$

$$\text{Law 4: If } A = 1, \text{ then } \bar{A} = 0$$

$$\text{Law 5: } \bar{\bar{A}} = A \text{ (double complementation law)}$$

OR Laws

⊗

~~The four~~ The 4 laws

$$\text{Law 1: } A + 0 = A \text{ (Null Law)}$$

$$\text{Law 2: } A + 1 = 1 \text{ (Identity Law)}$$

$$\text{Law 3: } A + A = A$$

$$\text{Law 4: } A + \bar{A} = 1$$

AND Laws

The 4 AND are as follows

$$\text{Law 1: } A \cdot 0 = 0 \text{ (Null Law)}$$

$$\text{Law 2: } A \cdot 1 = A \text{ (Identity Law)}$$

$$\text{Law 3: } A \cdot A = A$$

$$\text{Law 4: } A \cdot \bar{A} = 0$$

Commutative Law

Law 1 $A + B = B + A$

Law 2 $A \cdot B = B \cdot A$

Associative Law

$$(A + B) + C = A + (B + C) = C + (A + B)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$A(B + C) = A \cdot B + A \cdot C$$

$$A + BC = (A + B)(A + C)$$

$$\begin{aligned} \text{R.H.S} &= (A + B)(A + C) = A(A + C) + B \cdot (A + C) \\ &= A \cdot A + A \cdot C + B \cdot A + B \cdot C \\ &= A + AC + AB + BC \\ &= A \cdot (1 + C + B) + BC \\ &= A \cdot 1 + BC \\ &= A + BC \end{aligned}$$

The distributive law states that an OR gate can be replaced by an AND gate out of expression

$$\text{Law 1} = a \times (b+c) = ab + ac$$

A	B	C	B+C	A · (B+C)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

$$\text{Law 2} = A + B \cdot C = A + B \cdot A + C$$

DeMorgan's theorem

$$\text{Law 1} = \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\text{Law 2} = \overline{A \cdot B} = \overline{A} + \overline{B}$$

A	B	$\overline{A+B}$	$\overline{A} \cdot \overline{B}$
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	1

A	B	$\overline{A \cdot B}$	$\overline{A + B}$
0	0	1	1
0	1	1	1
1	0	0	1
1	1	0	0

Duality:

The implementation of the dual can satisfy one of the statement the dual all so this all so proved.

this is called of principle of Duality

$$[f(A, B, C, \dots, 0, 1, +, -)] \quad \downarrow \quad 2f(A, B, C, \dots, 1, 0, -)$$

relation between complement of dual.

$$\begin{aligned} * \textcircled{1} \quad f_c(A, B, C, \dots) &= \overline{f(A, B, C, \dots)} \\ &= f_d(\overline{A}, \overline{B}, \overline{C}, \dots) \end{aligned}$$

$$\begin{aligned} * \textcircled{2} \quad f_d(A, B, C, \dots) &= \overline{f(\overline{A}, \overline{B}, \overline{C}, \dots)} \\ &= f_c(\overline{A}, \overline{B}, \overline{C}, \dots) \end{aligned}$$

*① The first relation states that of a complement of a function $f(A, B, C, \dots)$ can be acted by complementing on the variable of the dual function $f(A, B, C, \dots)$

*② The second relation states that the dual can be acted all the literals in $f(A, B, C, \dots)$

Duals

① $\bar{0} = 1 \quad \bar{1} = 0$

~~x ② $1+0 = 1 \quad 0+1 = 1$~~

③ $0 \cdot 1 = 0 \quad 1 \cdot 0 = 0$

④ $0 \times 0 = 0 \quad 1 + 1 = 1$

⑤ $1 \times 1 = 1 \quad 0 + 0 = 0$

⑥ $A \cdot 0 = 0 \quad \bar{A} + 1 = 1$

⑦ $A \cdot 1 = A \quad \bar{A} + 0 = \bar{A}$

⑧ $A \cdot A = A \quad \bar{A} + \bar{A} = \bar{A}$

⑨ $A \cdot \bar{A} = 0 \quad \bar{A} + A = 1$

⑩ $A \cdot B = B \cdot A \quad \bar{A} + \bar{B} = \overline{A+B}$

⑪ $A \cdot (B \cdot C) = (A \cdot B) \cdot C \quad \bar{A} + (\bar{B} + \bar{C}) = \overline{A+B+C}$

⑫ $A \cdot (B + C) = (A \cdot B) + (A \cdot C) \quad \bar{A} + (\bar{B} \cdot \bar{C}) = \overline{A+B+C}$


⑬ $A \cdot (A + B) = A \quad \bar{A} + (\bar{A} \cdot \bar{B}) = \bar{A}$

⑭ $A \cdot (A \cdot B) = A \cdot B \quad \bar{A} + (\bar{A} + \bar{B}) = \bar{A}$

⑮ $\overline{A \cdot B} = \bar{A} + \bar{B} \quad \overline{A+B} = \bar{A} \cdot \bar{B}$

⑯ $(A+B) + (\bar{A} + C) = (A+B) + C$

- ① $0 = 1 \Rightarrow \bar{1} = 0$
- ② $0 \cdot 1 = 0 \Rightarrow 1 + 0 = 1$
- ③ $0 \times 0 = 0 \Rightarrow 1 + 1 = 1$
- ④ $1 \times 1 = 0 \Rightarrow 0 + 0 = 1$
- ⑤ $A \times 0 = 0 \Rightarrow \bar{A} + 1 = 1$
- ⑥ $A \times 1 = A \Rightarrow \bar{A} + 0 = \bar{A}$
- ⑦ $A \times A = A \Rightarrow \bar{A} + \bar{A} = \bar{A}$
- ⑧ $A \cdot \bar{A} = 0 \Rightarrow \bar{A} + A = 1$
- ⑨ $B \cdot B = B \cdot A \Rightarrow \bar{A} + \bar{B} = \overline{A+B}$
- ⑩ $A \cdot (B \cdot C) = (A \cdot B) \cdot C \Rightarrow \bar{A} + (\bar{B} + \bar{C}) = (\bar{A} + \bar{B}) + \bar{C}$
- ⑪ $A \cdot (B + C) = (A \cdot B) + C \Rightarrow \bar{A} + (\bar{B} \cdot \bar{C}) = \overline{A \cdot B} \cdot \bar{C}$
- ⑫ $A \cdot (A + B) = A \Rightarrow \bar{A} + (\bar{A} \cdot \bar{B}) = \bar{A}$
- ⑬ $A \cdot (A \cdot B) = A \cdot B \Rightarrow A + (\bar{A} + \bar{B}) = \bar{A} + \bar{B}$
- ⑭ $\overline{A \cdot B} = \bar{A} + \bar{B} \Rightarrow \overline{\bar{A} + \bar{B}} = A \cdot B$
- ⑮ $(A + B) + (\bar{A} + C) = (A + C) \Rightarrow (\bar{A} \cdot \bar{B}) \cdot (A + C) = (\bar{A} + \bar{B}) + (A \cdot C)$
- ⑯ $A + \bar{B} \cdot C = A \cdot B \cdot (A + C) \Rightarrow \bar{A} \cdot B + \bar{C} = \bar{A} + B + (\bar{A} \cdot \bar{C})$
- ⑰ $(A + C) \cdot (\bar{A} + B) = A \Rightarrow (\bar{A} \cdot \bar{C}) + (A \cdot B) = \bar{A}$
- ⑱ $A + C \cdot C + D = AC + AD + BC + BD$
 $\Rightarrow \bar{A} \cdot \bar{C} + \bar{C} \cdot \bar{D} = \overline{(A \cdot C) + (A \cdot D) + (B \cdot C) + (B \cdot D)}$
- ⑲ $A + B = AD + \bar{A}B + \bar{A}\bar{B}$
 $\Rightarrow \bar{A} \cdot \bar{B} = \overline{(AD) \cdot A \cdot B} \cdot \overline{\bar{A}\bar{B}}$
- ⑳ $\overline{A \cdot B} + \bar{A} + A \cdot B = 0$
 $\Rightarrow \overline{\overline{A \cdot B}} \cdot A \cdot \bar{A} \cdot B = 1$




Logic gate:-

(i) Logic gates are basic building blocks of any digital system. It is an electronic device having one or more than input and only 1 output.

(ii) The relationship between the input and the output is based on structured logic. Based on this logic gates are named as:

- Not gate
- or gate
- And gate
- Nor gate
- EX-or gate
- EX-Nor gate

Logic Gate



Truth Table

Not Gate (Inverter)

I/P	O/P
A	$y = \bar{A}$
0	1
1	0

$$A = \bar{A}$$

$$0 = \bar{0} = 1$$

$$1 = \bar{1} = 0$$

And Gate

And Gate

A Sarafite wich potam and openear it her
($n > 2$) and 1 output

$$A \text{ --- } \text{AND} \text{ --- } y \text{ --- } AB$$

2)

$\Rightarrow n = n_0$ of input

I/P		O/P
A	B	$y = AB$
0	0	0
0	1	0
1	0	0
1	1	1

high

1 = on

0 = OFF

low

OR Gate

A circuit with an OR operation it has $(n > 2)$ and works out


on logic sig



Truth table


I/P		O/P
A	B	$y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

I/P	O/P
A	B
0	0
0	1
1	0
1	1




NAND Gate:-

S (Not-AND)



I/P	O/P
A	B
0	0
0	1
1	0
1	1

NAND Gate:-





A (Not-And) operation non has NAND it has $(n \geq 2)$ and 1



i/p		O/p
A	B	$y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate (Not - OR)




Truth table

i/p		O/p
A	B	$y = \overline{AB}$
0	0	1
0	1	0
1	0	0
1	1	0

I/P		O/P
A	B	$y = \overline{A \cdot B}$
0	0	1
0	1	0
1	0	0
1	1	0
0	0	0
0	1	0
1	0	0
1	1	0



And Get




$2^3 = 8$

I/P			O/P
A	B	C	$y = ABC$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

OR Gate

OR Gate





Truth table

I/P			O/P
A	B	C	$Y = A + B + C$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

I/P				O/P
A	B	C	D	$y = A+B+C+D$
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



NAND Gate:-
(Not AND)




Truth table

I/P		O/P
A	B	$y = \overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

I/P

A	B	C	O/P
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


O/P



T/P

A	B	C	D	O/P
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

O/P



NOR Gate

n-OR Gate

n-OR Gate

Ex - OR Gate

x-OR Gate


n^2/p ($n \geq 2$)

$$y = A \oplus B \oplus C \dots n$$

$$= A \oplus B \oplus C \dots$$

$$AB + \overline{AB}$$

Logic Dig



~~TT~~ TT for X-OR gate

I/P		O/P
A	B	$y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Ex - NOR Gate:-



18.11.21

De-morgan's theorem:-

$$\Rightarrow \overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\Rightarrow \overline{A \cdot B} = \bar{A} + \bar{B}$$

$\Rightarrow A$

$\Rightarrow B$

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

take complement of two or more or variable
the 2 and of the individual complement.

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

A	B	\bar{A}	\bar{B}	A+B	$\bar{A+B}$	A · B
0	1	1	0	1	0	0
0	0	1	1	0	1	0
1	0	0	1	1	0	0
1	1	0	0	1	0	1

① $\overline{AB} = \overline{A+B}$

A	B	\overline{A}	\overline{B}	AB	\overline{AB}	A+B
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Universal Gate 8

Logic Gate are electronic device which perform logical function on one or more input to produce one output.

There are seven logic gate, here input combination of a logic gate are given a series and corresponding output return along them this input and output combination is called truth table.

There are two universal logic gate one is NAND


* why this so logic are called universal logic gate?

why these 2 logic gates are

because this logic gate can implement any any

NAND GATE is

NAND GATE is achieve a combination of 2 logic gate that is and gate followed by not and gate.





NAND Gate has NOT Gate

A NOT produces complement

It can have the the input of a NAND gate together NAND it will

$$\begin{aligned}
 Y &= \overline{AB} \\
 &= \overline{AA} \\
 &= \overline{A} \quad (\text{NOT})
 \end{aligned}$$





NAND as AND Gate

A NAND GATE produces Complement of And gate
So if the output of the NAND Gate over
that of an AND Gate

$$y = (AB)'$$

$$= ((A \cdot B))' = \overline{\overline{A \cdot B}} = A \cdot B = AB$$




NAND GATE as OR GATE


Form De Morgan's theorem

So give the inverted input to a NAND gate
OR on output

OR GATE



the output of A to Input en-or Gate




$$(\overline{AB} + \overline{AB})$$

$$(A(\overline{AB})')$$

$$(\overline{AB} + \overline{AB})$$

NOR NAND

en-NOR gate



Sop of (Some of products form)

- ① The is all so called disjunctive (Canonical Form) (DEF) or (Extended some of product) (Canonical some of products)
- ② In this form, the function is the sum of a number of products but is product form contains all variables of the function either in complemented or (or) complemented
- ③ This can be derived from the truth table find on some of all the forms corresponds to those conditions for which f assumes the value (1).

Exm

$$\begin{aligned} f(A, B, C) &= \bar{A}B + \bar{B}C \\ &= \bar{A}B \cdot (C + \bar{C}) + \bar{B}C \cdot (A + \bar{A}) \\ &= \bar{A}BC + \bar{A}B\bar{C} + \bar{A}BC + \bar{A}\bar{B}C \end{aligned}$$

~~Some sum of~~

The product form contains all the variables either in complemented and in complemented

minterms The min theorem is denoted m_0, m_1, m_2, \dots an 'n' variable function can have 2^n minterms.

Another way of representing the function in canonical SOP form is the listing the no. of minterms for which the function equals to 1.

exm

$$f(A, B, C) = m_1 + m_2 + m_3 + m_5$$

or,

$$f(A, B, C) = \sum m(1, 2, 3, 5)$$

$\sum m$ represents the sum of all the minterms which decimal codes are given in the parenthesis 2.12.21

POS Product-of-Sums Form

* this form is also called as conjunctive canonical form (CCF) or expanded product of sums form or canonical product of sums form;

* This is by considering the complement form which $f = 0$.

* It is a sum of all the variables.

* The function $f(A, B, C) = (\bar{A} + \bar{B} + C) \cdot (\bar{A} + B + \bar{C}) \cdot (A + B + C)$

$$= (\bar{A} + \bar{B} + C) \cdot (\bar{A} + B + \bar{C}) \cdot (A + B + C)$$

The sum of terms which contain all other and variables in a given complemented or on complemented form is called a max term.

max term is represented $\rightarrow M_0, M_1, M_2, M_3, M_4, \dots$
 they (CCF) of 'f' make rectangles $f(A, B, C)$
 M_0, M_4, M_6, M_7 or

$$f(A, B, C) = \sum (0, 4, 6, 7)$$

* represent just when f of abc is represented the product of max term.

↑
all the

* Conversion between Canonical form

the complement of f can be expressed some of max terms = 2 the missing from the original function.

Exm

$$f(A, B, C) = \sum m (\overline{0, 4, 6, 7}) (0, 2, 4, 6, 7)$$

this has a complement $f(\overline{A+B+C}) =$

$$\sum m (1, 3, 5) = m_1 + m_3 + m_5$$

If we complement of De-Morgan's law theorem of '1' in a form

$$f = \overline{(m_1 + m_3 + m_5)} = \overline{m_1} \cdot \overline{m_3} \cdot \overline{m_5}$$

3/12/21

$= M_1 M_3 M_5 = \prod M(1, 3, 5)$

sum
ψ
ca

SOP POS

- ① $f = 1$ $f = 0$
- ② minterms Maxterm
- ③ m_0, m_1, \dots M_0, M_2, \dots
- ④ Σ Π
- ⑤ sum product



Admission

for
Health insurance



6/12/21

SOP

Sum of products

POS

Product of sums

~~Karnaugh map~~

Karnaugh map

or by
(K-Map) :-

→ The K-Map is a chart on a graph composed of and arrangement of adjacent cells, each representing a particular combination of very much variables in sum or product.

→ The K-map is a systematic method of simplifying the boolean expression.

→ Three types of variable K-map.

→ A two variable expression can have $2^2 = 4$ possible combinations of the input variables A and B.

Mapping of SOP :- Expansion

→ The two variable K-map has $2^2 = 4$ squares. These squares are called cells.

⇒ A '1' is placed in any square indicates that corresponding PB is included in output expression and a '0' and 0 No entry in any square indicates that corresponding minterm does not appear in the expression for output.

		B	
		0	1
A	0	$\bar{A}\bar{B}$	$\bar{A}B$
	1	$A\bar{B}$	AB

three variable :-

A function in three variable (a, b, c) can be expressed in sop or pos from having eight possible combination.

		BC	00	01	11	10
A	0	$\bar{A}\bar{B}\bar{C}$ (m_0)	$\bar{A}\bar{B}C$ (m_1)	$\bar{A}BC$ (m_3)	$\bar{A}B\bar{C}$ (m_2)	
	1	$AB\bar{C}$ (m_4)	$A\bar{B}\bar{C}$ (m_5)	ABC (m_7)	$AB\bar{C}$ (m_6)	

(a) Minterms

→ A three variable have 8 squares or cells and each square on the map represent a minterm or max term. Some is figure below.

		BC	00	01	11	10
A	0	$\bar{A}+\bar{B}+\bar{C}$ (M_0)	$\bar{A}+\bar{B}+C$ (M_1)	$\bar{A}+B+\bar{C}$ (M_3)	$\bar{A}+B+C$ (M_2)	
	1	$A+\bar{B}+\bar{C}$ (M_4)	$A+\bar{B}+C$ (M_5)	$A+B+\bar{C}$ (M_7)	$A+B+C$ (M_6)	

max terms

		BC	00	01	11	10
A	0	$A+B+\bar{C}$ (M_0)	$A+B+C$ (M_1)	$A+\bar{B}+\bar{C}$ (M_3)	$A+\bar{B}+C$ (M_2)	
	1	$\bar{A}+B+\bar{C}$ (M_4)	$\bar{A}+B+C$ (M_5)	$\bar{A}+\bar{B}+\bar{C}$ (M_7)	$\bar{A}+\bar{B}+C$ (M_6)	

max terms

		CD			
	AB	00	01	11	10
00		0 ABCD M0	1 ABC \bar{D} M1	3 AB $\bar{C}\bar{D}$ M3	2 ABC \bar{D} M2
01		4 A \bar{B} CD M4	5 A \bar{B} C \bar{D} M5	7 A \bar{B} $\bar{C}\bar{D}$ M7	6 A \bar{B} $\bar{C}D$ M6
11		12 \bar{A} \bar{B} CD M12	13 \bar{A} \bar{B} C \bar{D} M13	15 \bar{A} \bar{B} $\bar{C}\bar{D}$ M15	14 \bar{A} \bar{B} $\bar{C}D$ M14
10		8 $\bar{A}BCD$ M8	9 $\bar{A}BC\bar{D}$ M9	11 $\bar{A}B\bar{C}\bar{D}$ M11	10 $\bar{A}B\bar{C}D$ M10

		01	11	10	00
	AB				
00					
01					
11					
10					

Wright

SOP	POS

Complement

1's Complement

111001 \rightarrow a binary
 \Rightarrow 000110 \rightarrow 1's complement of a

1's complement of a binary no. is another binary number obtained by toggling all the 0 bit to 1 & the 1 bit to 0.

2's Complement

10010 \rightarrow y
 01101 \rightarrow 1's complement
 +1
 01110 2's complement

\therefore If we add 1 to 1's complement of binary no. then the resulting no. is known as 2's complement.

For an n -bit n -bit number max. value which can be represent by 2's complement

$$= 2^{n-1} - 1$$

- max (-)ve no. can be

$$= -2^{n-1}$$

UNIT - 2

A Combinational circuit \checkmark consists of logic gates whose output at any time are determined only by the present combination of inputs.

can be performed and operation that can be specified logical has a set of boolean function.

a of an implementation


Combinational logic gate react to the value of the signal and then input and produces the value output signal transforming binary information give an input data to are required data.

a block diagram in the block diagram

the 'n' input binary variables can form and operation; the 'm' output variables are produced internal combinational logic circuit go to external data

interconnected

his input and output variables ~~inputs~~
 has an analog signals how have
 are interpreted a binary
 signal that represents logic 1 and 0
 logic 1 and logic 0



~~transfer~~

Sequential circuit it is a circuit whose output depends on the present input, previous output, to the sequence has been applied.

where the sequential circuit is
Different from combinational circuit

- ① In combinational circuit output depends on present input at any input and do not use any memory cells. Hence previous input does not have any effect on the circuit.

BINARY ADDER - SUBTRACTOR

* Digital computers perform a variety of information - processing tasks. Among the functions encountered are the various arithmetic operations.

* The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations

$$0 + 0 = 0, 0 + 1 = 1, 1 + 0 = 1 \text{ and } 1 + 1 = 10$$

* The first three operations produce a sum of one digit, but when both augend and addend bits are equal to 1; the binary sum consists of two digits. The higher significant bit of this result is called a carry.

* when the augend and addend numbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.

* A combinational circuit that performs the addition of two bits ~~and~~ is called a half adder.

* one that performs the addition of three bits (two significant bits and a previous carry) is a full adder.

The names of the circuits stem from the fact that two half adders can be employed to implement a full adder.

HALF ADDER



- * This circuit needs two binary input and two binary outputs.
- * The input variables designate the augend and addend bits; the output variables produce the sum and carry. Symbols x and y are assigned to the two input and S and C to the outputs.
- * The truth table for the half adder is listed in the below table.
- * The C output is 1 only when both inputs are 1. The S output represents the least significant bit of the sum.
- * The simplified Boolean Functions for the two output can be obtained directly from the truth table

x	y	C	S
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth table

* The simplified Sum-of-Products expressions are $S = xy + xy'$
 $c = xy$

* The logic diagram of the half adder implemented in Sum of products is shown in the below figure. It can be also implemented with an exclusive-or and an AND gate.



FULL ADDER

- * A Full adder is a Combinational Circuit that forms the arithmetic sum of three bits.
- * It consists of three inputs and outputs. Two of the input variables,

FULL ADDER

- * A full adder is a combinational circuit that forms the arithmetic sum of three bits.
- * It consists of three inputs and two outputs. Two of the input variables, denoted by x and y , represent the two significant bits to be added. The third input z , represents the carry from the previous lower significant position.

x	y	z	c	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Truth table

Two outputs are necessary because the arithmetic sum of three binary digits ranges in value from 0 to 3, and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols s for sum and c for carry.

	yz			
	00	01	11	10
x 0	m_0 0	m_1 1	m_3 1	m_2 1
x 1	m_4 1	m_5 1	m_7 1	m_6 1
	z			

$$(a) S = x'y'z + x'yzi + xy'z' + xyz$$

	yz			
	00	01	11	10
x 0	m_0 0	m_1 0	m_3 1	m_2 0
x 1	m_4 0	m_5 1	m_7 1	m_6 1
	z			

$$(b) C = xy + xz + yz$$



K-map for Full adder

- * The binary variable S gives the value of the least significant bit of the sum. The binary variable C gives the output carry formed by adding the input carry and the bits of the words.
- * The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic sum of the input bits. When all input bits are 0, the output is 0.
- * The S output is equal to 1, when only one input is equal to 1 or when all three inputs are equal to 1. The C output has a carry of 1 if two or three inputs are equal to 1.
- * The simplified expressions are

$$S = x'y'z + x'yz' + xy'z' + xyz$$


$$C = xy + xz + yz$$

* the logic diagram for the full adder implemented in sum-of-products form is shown in figure.



Implementation of Full Adder in SOP form

- * It can also be implemented with two half adders and one OR gate as shown in the figure.



Implementation of Full Adder

using two Half Adders and an OR gate

- * A full adder is a combinational circuit that forms the arithmetic sum of three bits.

BINARY ADDER

- * A binary adder is a digital that produces the arithmetic sum of two binary numbers.
- * It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain.

* Addition of n -bit numbers requires a chain of n full adders or a chain of one-half adder and $n-1$ full adders. In the former case, the input carry to the least significant position is fixed at 0.

* The interconnection of four full-adder (FA) circuits to provide a four-bit binary ripple carry adder is shown in the figure.

* The augend bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bit.

* The carries are connected in a chain through the full adders.

The input carry to the adder is C_0 , and it ripples through the full adders, with each output carry connected to the input carry of the next higher through order full adder.


* Consider the two binary numbers $A = 1011$ and $B = 0011$. Their sum $S = 1110$ is formed with the four-bit adder as follows.

Subscript i :	3	2	1	0	
Input carry	0	1	1	0	c_i
Addend A	1	0	1	1	A_i
Addend B	0	0	1	1	B_i
Sum	1	1	1	0	s_i
Output carry	0	0	1	1	c_{i+1}

* The bits are added with full adders starting from the least significant position (subscript 0), to form the sum bit and carry bit. The input carry c_0 in the least significant position must be 0.

* The value of c_{i+1} in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position of the left.

* The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated. All the carries must be generated for the correct sum bits to appear at the output.



Four Bit Binary Adder

Four Bit Binary Adder

HALF SUBTRACTOR:

- * This circuit needs two binary inputs and two binary outputs.
- * Symbols X and Y ~~are~~ are assigned to the two inputs and D (for difference) and B (for borrow) to the outputs.
- * The truth table for the half subtracter is listed in the below table.

x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth Table

- * The B output is 1 only when the inputs are 0 and 1. The D output represents the least significant bit of the subtraction.
- * The subtraction operation is done by using the following rules as

$$0-0=0;$$


$$0-1=1 \text{ with borrow } 1;$$

$$1-0=1;$$

$$1-1=0;$$


* The simplified Boolean functions for the two outputs can be obtained directly from the truth table. The simplified sum-of-products expressions are.

$$D = x'y + xy' \text{ and } B = x'y$$



$$D = x'y + xy'$$

$$B = x'y$$



$$D = x \oplus y$$

$$B = x'y$$

* The logic diagram of the half adder implemented in sum of products ~~is~~ is shown in the figure. It can be also implemented with an exclusive-OR and an AND gate with one inverted input.

Full SUBTRACTOR :-

- * A full subtractor is a combinational circuit that forms the arithmetic operation of three bits.
- * It consists of three inputs and two of the input variables by x and y , represent the two significant bits to be subtracted. The third input z , is subtracted from the result of the first subtraction.


x	y	z	D	S
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	1	0
1	0	1	0	0
1	0	0	0	0
1	1	1	1	1
1	1	0	1	1

Truth table

Two outputs are necessary because the arithmetic subtraction of three binary digits ranges in value from 0 to 3, and binary representation of 2 or 3 needs two bits. The two outputs are designated by the symbols D for difference and B for Borrow.

* The binary variable D gives the value of the least significant bit of the difference.

The binary variable B gives the output borrow formed during the subtraction process.



$$D = x'y'z + x'yz' + xy'z' + xyz$$

$$B = x'z + x'y + yz$$

K-map for Full Subtractor

* The eight rows under the input variables designate all possible combinations of the three variables. The output variables are determined from the arithmetic subtraction of the input bits.


* The difference D becomes 1 when any one of the input is 1 or all three inputs are equal to 1 and the borrow B is 1 when the input combination (001) or (010) or (011) or (111).

* The simplified expressions are

$$D = x'y'z + x'yz' + xy'z' + xyz$$

$$B = x'z + x'y + yz$$

* The logic diagram for the full adder implemented in sum-of-products form is shown in figure.



Implementation of full Subtractor in SOP form

MAGNITUDE COMPARATOR:-

- * A magnitude comparator is a Combinational circuit that compares two numbers A and B and determines their relative magnitudes.
- * The following description is about a 2-bit magnitude comparator circuit.
- * The outcome of the comparison is specified by three binary variables that indicate whether $A < B$, $A = B$, or $A > B$.
- * Consider two numbers A, and B, with two digits each. Now writing the coefficients of the numbers in descending order of significance:

$$A = A_1 A_0$$

$$B = B_1 B_0$$

- * The two numbers are equal if all pairs of significant digits are equal i.e. if and only if $A_1 = B_1$, and $A_0 = B_0$.

- * when the numbers are binary, the digits are either 1 or 0 and the equality of each pair of bits can be expressed logically with an exclusive-NOR function of

$$x_1 = A_1 B_1 + A_1' B_1'$$

$$\text{And } x_0 = A_0 B_0 + A_0' B_0'$$

- * ~~The two numbers are equal if all pairs of significant digits are equal.~~
- * The equality of the two numbers, A and B is displayed in a combinational circuit by an output binary variable that we designate by the symbol $(A=B)$.
- * This binary variable is equal to 1 if the input numbers, A and B are equal, and is equal to 0 otherwise.
- * For equality to exist, all n variables must be equal to 1 a condition that describes an AND operation of all variables.

$$(A=B) = x_1 x_0$$

- * The binary variable $(A=B)$ is equal to 1 only if all pairs of digits two numbers are equal.
- * To determine whether A is greater or less than B, we inspect the relative magnitudes of pairs of significant digits, starting from the most significant position. If the two digits of a pair are equal, we compare the next lower significant pair of digits. If the corresponding digit A is 1 and that of B is 0, we conclude that $A > B$. If the corresponding digit of A is 0 and that of B is 1 we have $A < B$. The


Sequential comparison can be expressed logically by the two Boolean Functions

$$(A > B) = A_1 B_1' + x_1 A_0 B_0'$$

$$(A < B) = A_1' B_1 + x_1 A_0' B_0'$$


A ₁	A ₀	B ₁	B ₀	A > B	A < B	A = B
0	0	0	0	0	0	1
0	0	0	1	0	1	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	0	1

Truth table



Logic Diagram of 2-bit Magnitude Comparator

DECODER



E	A	B	D ₀	D ₁	D ₂	D ₃
1	x	x	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	1

- * A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.
- * If the n -bit coded information has unused combinations the decoder may have fewer than 2^n outputs.
- * The decoders presented here are called n -to- m -line decoders, where $m = 2^n$.
- * ~~Their purpose is to generate~~
- * Their purpose is to generate the 2^n minterms of n input variables.
- * Each combination of input will assert a unique output. The name decoder is also used in conjunction with other code converters such as a BCD-to-seven-segment decoder.

- * Consider the three-to-eight-line decoder circuit. To three inputs are each one of the eight AND gates generates one of the minterms.
- * The input variables represent a binary number, and the outputs represent the eight digits of a number in the octal number system.
- * However, a three-to-eight-line decoder can be used for decoding any three-bit code to provide eight output one for each element of the code.
- * A two-to-four-line decoder with an enable input constructed with NAND gates is shown in fig.
- * The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0. As indicated by the truth table, only one output can be equal to 1 at any given time; all other outputs equal to 0.
- * The output whose value is equal to 1 regardless of the values of the other two inputs.
- * when the circuit is disabled, none of the outputs are equal to 1 and none of the minterms are selected.
- * In general, a decoder may operate with complemented or un-complemented outputs.
- * The enable input may be activated with a 0 or with a 1 signal.
- * Some ~~decoders~~ decoders have two or more enable inputs that must satisfy a given logic condition in order to enable the circuit.

- * A decoder with enable input can function as a demultiplexer - a circuit that receives information from a single line and directs it to one of 2^n possible outputs lines.
- * The selection of a specific output is controlled by the bit combination of n selection lines.
- * The decoder of Fig. can function as a one-to-four line demultiplexer when E is taken as a data input line and A and B are taken as the selection inputs.
- * The single input variable E has a path to all four outputs, but the input information is directed to only one of the output lines as specified by the binary combination of the two selection lines A and B .
- * This feature can be verified from the truth table of the circuit.
- * For example, if the selection lines $AB = 10$, output D_2 will be the same as the input value E , while all other ~~or~~ outputs are maintained at 1.
- * Since decoder and demultiplexer operations are obtained from the same circuit, a decoder with an enable input is referred to as a decoder-demultiplexer.
- * A application of this decoder is binary-to-octal conversion.

ENCODER:-

- 1 * An encoder is a digital circuitry that performs the inverse operation of a decoder.
- 2 * An encoder has 2^n input lines and n output lines.
- 3 * The output lines as an aggregate, generate the binary code corresponding to the input value.

Inputs								Outputs		
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	0	0	1

- 1 * The above encoder has eight inputs and three outputs that generate the corresponding binary number.
- 5 * It is assumed that only one input has a value of 1 at any given time.
- 6 * The encoder can be implemented with OR gates whose inputs are determined directly from the truth table.
- 7 * Output z is equal to 1 when the input octal digit 1, 3, 5, or 7.
- 8 * Output y is 1 for octal digits 2, 3, 6, or 7, and output x is 1 for digits 4, 5, 6, or 7.
- 9 * These conditions can be expressed by the following Boolean output functions.

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$

- 10 * The encoder can be implemented with three OR gates.

- 11* The encoder defined above has the limitation that only one input can be active at any give time.
- 12* If two inputs are active simultaneously, the output produces an undefined combination.
- 13* To resolve this ambiguity, encoder circuits must establish an input priority to ensure that only one input is encoded which is done in the priority encoder.

PRIORITY ENCODER

- 1* A priority encoder is an encoder circuit that includes the priority function.
- 2* The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.

Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	z
0	0	0	0	x	x	0
1	0	0	0	0	0	0
x	1	0	0	0	0	0
x	x	1	0	1	0	1
x	x	x	1	1	1	1

- 3* In addition to the two outputs x and y , the circuit has a third output designated by v ; this is a valid bit indicator that is set to 1 when one or more inputs are equal to 1.
- 4* If all inputs are 0, there is no valid input and v is equal to 0.
- 5* The other two outputs are not inspected when v equals 0 and are specified as don't-care conditions.

6 * Here x's in output columns represent donot-care conditions the x's in the input columns are useful for representing a truth in condensed form.


Inputs				Outputs		
D ₀	D ₁	D ₂	D ₃	x	y	z
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	1	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	0

7 * Higher the subscript number, the higher the priority of the input.


8 * Input D₃ has the highest priority, so, regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3).

9 * If D₂=1, provided that D₃=0, regardless of the values of the other ~~the~~ lower priority inputs the output is 10.

10 * The output for D₁ is generated only if higher priority inputs are 0, and so on down the priority levels.



$$x = D_2 + D_3$$




$$y = D_3 + D_2 D_3$$

- 11* The maps for simplifying outputs x and y are shown in above fig.
- 12* The minterms for the two functions are derived from its truth table.
- 13* Although the table has only five rows, when each x_i in a row is replaced first by 0 and then by 1, we obtain all 16 possible input combinations.
- 14* For example, the fourth row in the table, with inputs $x_3x_2x_1x_0$, represents the four minterms 0010, 0110, 1010, and 1110. The simplified Boolean expressions for the priority encoder are obtained from the maps.
- 15* The condition for output V is an OR function of all the input variables.
- 16* The priority encoder is implemented according to the following Boolean functions:

$$x = D_2 + D_3$$

$$y = D_3 + D_1 D_2'$$


$$V = D_0 + D_1 + D_2 + D_3$$




MULTIPLEXER:-

- 1 * A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.
- 2 * The selection of a particular input line is controlled by a set of selection lines.
- 3 * Normally, there are 2^n input lines and n selection lines whose bit combinations determine which input is selected.
- 4 * A four-to-one-line multiplexer is shown in the below figure. Each of the four inputs, I_0 through I_3 , is applied to one input of an AND gate.
- 5 * Selection lines S_1 and S_0 are decoder to select a particular AND gate. The outputs of the AND gates are applied to a single OR gate that provides the one-line output.
- 6 * The function table lists the input that is passed to the output for each combination of the binary selection values.
- 7 * To demonstrate the operation of the circuit, consider the case when
$$S_1, S_0 = 0$$
- 8 * The AND gate associated with input I_2 has two of its inputs equal to 1 and the third input connected to I_2 .
- 9 * The other three AND gates have at least one input equal to 0, which makes their outputs equal to 0. The output of the OR gate is now equal to the value of I_2 , providing a path from the selected input to the output.

10* A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.



(b) multiplexer implementation



Logic diagram

S_1	S_0	Y
0	0	Z_0
0	1	Z_1
1	0	Z_2
1	1	Z_3

Truth table


DEMULTIPEXER :-


- 1* The data distributor, known more commonly as a Demultiplexer or "Demux" for short, is the exact opposite of the multiplexer.
- 2* The demultiplexer takes one single input data line and then switches it to any one of a number of individual output lines one at a time. The demultiplexer converts a serial data signal at the input to a parallel data at its output lines as shown below.

- 3* The Boolean expression for this 1-to-4 demultiplexer above with outputs A to D and data select lines a, b is given as;

$$F = (ab)'A + a'bB + ab'C + abdD$$

- 4* The function of the demultiplexer is to switch one common data input line to any one of the 4 output data lines A to D in our example above. As with the multiplexer the individual solid state switches are selected by the binary input address code on the output select pins "a" and "b" as shown.





Logic Diagram

5* Unlike multiplexers, which convert data from a single data line to multiple lines and demultiplexers which convert multiple lines to a single data line, there are devices available which convert data to and from multiple lines and in the next tutorial about combinational logic devices.

6* Standard demultiplexer IC packages available are the TTL 74LS138 1-to-8-output demultiplexer, the TTL 74LS139 Dual 1-to-4 output demultiplexer or the CMOS CD4514 1-to-16 output demultiplexer.

Output Select		Data Output Selected
b	a	
0	0	A
0	1	B
1	0	C
1	1	D

Truth Table


FLIP-FLOP AND LATCH :-

Ch-3


- 1* A flip-flop or latch is a circuit that has two stable states and can be used to store information.
- 2* A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1.
- 3* Latch is a non-clocked flip-flop and it is the building block for the flip-flop.
- 4* A storage element in digital circuit can maintain a binary state indefinitely until detected by an input signal to switch state.
- 5* Storage element that operate with signal level transition are called latches and those operate with clock transition are called as flip-flops.
- 6* The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs.
- 7* A flip-flop is called so because its output either flips or flops meaning to switch back and forth.
- 8* A flip-flop is also called a bi-stable multi-vibrator as it has two stable states. The input signals which command the flip-flop to change state are called excitations.
- 9* Flip-flops are storage devices and can store 1 or 0.
- 10* Flip-flops using the clock signal are called clocked flip-flops. Control signals are effective only if they are applied in synchronization with the clock signal.

11* Clock-signals may be positive-edge triggered or ~~no~~ negative-edge triggered.

12* positive-edge triggered flip-flops are those in which state transitions take place only at positive-going edge of the clock pulse



13* Negative-edge triggered flip-flop are those in which state transition take place only at negative-going edge of the clock pulse



14* Some common type of flip-flops include

(a) SR (set-reset) F-F

(b) D (data or delay) F-F

(c) T (toggle) F-F and

(d) JK F-F.

TRIGGERING METHODS:-


1* The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a trigger, and the transition it causes is said to trigger the flip-flop.

2* Flip-flop circuits are constructed in such a way as to make them operate properly when they are part of a sequential circuit that employs a common clock.


3* The problem with the latch is that it responds to a change in the level of a clock pulse. For proper operation of a flip-flop it should be triggered only during a signal transition.

4* This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0.


5* A way that a latch can be modified to form a flip-flop is to produce a flip-flop that triggers only during a signal transition (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse.



(a) Response to positive level



(b) positive-edge response




(c) Negative-edge response

MASTER-SLAVE JK FLIP-FLOP:-

- 1* The master-slave flip-flop is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse.
- 2* The outputs Q and Q' from the slave flip-flop are fed back to the inputs of the master with the outputs of the 'master' flip-flop being connected to the two inputs of "slave" flip-flop.
- 3* This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop as shown below.

The master-slave JK flip-flop



- 4* The Input signals J and K are connected to the gated 'master' SR Flip-Flop which 'locks' the input condition while the clock (clk) input is "HIGH" at logic level "1".
- 5* As the clock input of the "slave" flip flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle.
- 6* The outputs from the "master" flip-flop are only "seen" by the gated "slave" flip-flop when the clock input goes "Low" to logic level "0".
- 7* When the clock is "Low" the outputs from the "master" flip-flop are latched and any additional changes to its inputs are ignored.
- 8* The gated "slave" flip-flop now responds to the state of its inputs passed over by the master section.
- 9* Then on the "Low-to-high" transition of the clock pulse the inputs of the "master" flip-flop are fed through to the gated inputs of the "slave" flip-flop and on the "High-to-Low" transition the same inputs are reflected on the output of the ~~so~~ "slave" making this type of flip-flop edge or pulse-triggered.
- 10* Then, the circuit accepts input data when the clock signal is "HIGH" and passes the data to the output on the falling-edge of the clock signal.

11* In other words the master-slave JK flip-flop is a "synchronous" device as it only passes data with the timing on the clock signal.

Logic Families:-

Ch 4

3.1.2022

① A circuit configuration or approach used to produce a type of digital integrated circuit is called logic families.

② By using logic families we can generate different logic functions which fabricated in the form of an IC. The same approach or in other words belonging to the same logic family, will have identical electrical characteristics.

③ The set of digital ICs belonging to the same logic families are electrically compatible with each other.

④ Some common characteristics of the same logic family include voltage range, speed of response, power dissipation, input & output logic levels, current sourcing & sinking capability, fan-out, noise margin etc.

- ⑤ choosing digital ICs from the same logic family guarantees that these ICs are compatible with respect to each other and that the system as a whole performs the intended logic functions.

Types of logic families

Types of logic family :-

- ① * The entire range of digital ICs is fabricated using either bipolar devices or mos devices or a combination of the two.

- ② * Bipolar families include :-

Diode logic (DL)

Resistor-Transistor logic (RTL)

Diode-transistor logic (DTL)



Transistor-Transistor logic (TTL)

Emitter Coupled logic (ECL)


(also known as current mode logic (CML))

Integrated injection logic (I²L)


- * The Bi-mos logic family uses both bipolar and mos devices.



Resistor-Transistor Logic (RTL)



Diode logic



Diode-Transistor logic (DTL)

④ Above are some example of DL, RTL and DTL.

⑤ mos families include :-

The PMOS family (using P-channel MOSFETs)

The NMOS family (using N-channel MOSFETs)



The CMOS family (using both N- and P-channel devices)



Some Operational Properties of Logic Families:-

DC supply voltage:-

The nominal value of the DC supply voltage for TTL (Transistor-Transistor-logic) and CMOS (Complementary-Metal Oxide-Semiconductor) devices is 5 volt. Although omitted from logic diagrams for simplicity, this voltage is connected to V_{CC} or V_{DD} pin of an IC package and ground is connected to the GND pin.

TTL Logic Levels





CMOS Logic Levels